projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
10e5791
)
Added RTLIL::Design::modules()
author
Clifford Wolf
<clifford@clifford.at>
Sun, 27 Jul 2014 08:40:31 +0000
(10:40 +0200)
committer
Clifford Wolf
<clifford@clifford.at>
Sun, 27 Jul 2014 09:18:30 +0000
(11:18 +0200)
kernel/rtlil.h
patch
|
blob
|
history
diff --git
a/kernel/rtlil.h
b/kernel/rtlil.h
index 7249f0cada6ea4341b8b1bf3453c2cc6d86d52fd..6eb52cf2d80398821880e81071e7867a1abaf9ce 100644
(file)
--- a/
kernel/rtlil.h
+++ b/
kernel/rtlil.h
@@
-340,6
+340,7
@@
struct RTLIL::Selection
struct RTLIL::Design
{
+ int refcount_modules_;
std::map<RTLIL::IdString, RTLIL::Module*> modules_;
std::vector<RTLIL::Selection> selection_stack;
@@
-348,6
+349,8
@@
struct RTLIL::Design
~Design();
+ RTLIL::ObjRange<RTLIL::Module*> modules() { return RTLIL::ObjRange<RTLIL::Module*>(&modules_, &refcount_modules_); }
+
void check();
void optimize();