projects
/
riscv-isa-sim.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
44ea0e3
)
missed a mul
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Sun, 14 Oct 2018 04:50:24 +0000
(
05:50
+0100)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Sun, 14 Oct 2018 04:50:24 +0000
(
05:50
+0100)
riscv/insns/mulw.h
patch
|
blob
|
history
diff --git
a/riscv/insns/mulw.h
b/riscv/insns/mulw.h
index ed555452b7a32445a9b8ebcd9477d69821edfcd6..f04a19b77810cdeb1b676e9ce7d392f3750be246 100644
(file)
--- a/
riscv/insns/mulw.h
+++ b/
riscv/insns/mulw.h
@@
-1,3
+1,3
@@
require_extension('M');
require_rv64;
-WRITE_RD(sext32(
RS1 * RS2
));
+WRITE_RD(sext32(
rv_mul(RS1, RS2)
));