projects
/
libreriscv.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
c61c0e4
)
add minerva nmigen-soc example
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Tue, 10 Nov 2020 16:21:51 +0000
(16:21 +0000)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Tue, 10 Nov 2020 16:21:54 +0000
(16:21 +0000)
resources.mdwn
patch
|
blob
|
history
diff --git
a/resources.mdwn
b/resources.mdwn
index b54c1bf9ce7ec1e8ef2c2d880e3efac9b8ca0fa5..4c514faf92d121d45cfdb42952cffef33206f150 100644
(file)
--- a/
resources.mdwn
+++ b/
resources.mdwn
@@
-325,6
+325,8
@@
Some learning resources I found in the community:
online.
* [Minerva](https://github.com/lambdaconcept/minerva)
An SOC written in Python nMigen DSL
+* Minerva example using nmigen-soc
+ <https://github.com/jfng/minerva-examples/blob/master/hello/core.py>
* [Using our Python Unit Tests(old)](http://lists.libre-riscv.org/pipermail/libre-riscv-dev/2019-March/000705.html)
* <https://chisel.eecs.berkeley.edu/api/latest/chisel3/util/DecoupledIO.html>
* <http://www.clifford.at/papers/2016/yosys-synth-formal/slides.pdf>