projects
/
libreriscv.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
25cd4a9
)
(no commit message)
author
lkcl
<lkcl@web>
Fri, 29 Jan 2021 03:27:37 +0000
(
03:27
+0000)
committer
IkiWiki
<ikiwiki.info>
Fri, 29 Jan 2021 03:27:37 +0000
(
03:27
+0000)
openpower/sv/implementation.mdwn
patch
|
blob
|
history
diff --git
a/openpower/sv/implementation.mdwn
b/openpower/sv/implementation.mdwn
index 7b66f73cb7b73eddf2061a38669f9bfd02abe4e2..a6b91bb57d788d1a1ee36ada9ce935ceb5977ad7 100644
(file)
--- a/
openpower/sv/implementation.mdwn
+++ b/
openpower/sv/implementation.mdwn
@@
-26,7
+26,7
@@
There are four projects:
* TestIssuer (the HDL)
* ISACaller (the python-based simulator)
* power-gem5 (a cycle accurate simulator)
-* Microwatt
+* Microwatt
(VHDL)
Each of these needs to have SV augmentation, and the best way to
do it is if they are all done at the same time, implementing the same