projects
/
gem5.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
d2d4431
)
Make setRegWithEffect do something in SE mode.
author
Steve Reinhardt
<stever@eecs.umich.edu>
Mon, 13 Nov 2006 06:03:42 +0000
(22:03 -0800)
committer
Steve Reinhardt
<stever@eecs.umich.edu>
Mon, 13 Nov 2006 06:03:42 +0000
(22:03 -0800)
--HG--
extra : convert_revision :
88fdaa403fe6d083f8c8fc064cb0d0d6a8b8daf8
src/arch/alpha/miscregfile.cc
patch
|
blob
|
history
diff --git
a/src/arch/alpha/miscregfile.cc
b/src/arch/alpha/miscregfile.cc
index 4cf57a690dcb213078daf7218d7b5b1a06b658d0..962d4609fdcfe73797ddfb4f50db0c3bb12e2faf 100644
(file)
--- a/
src/arch/alpha/miscregfile.cc
+++ b/
src/arch/alpha/miscregfile.cc
@@
-132,7
+132,6
@@
namespace AlphaISA
MiscRegFile::setRegWithEffect(int misc_reg, const MiscReg &val,
ThreadContext *tc)
{
-#if FULL_SYSTEM
switch(misc_reg) {
case MISCREG_FPCR:
fpcr = val;
@@
-150,12
+149,13
@@
namespace AlphaISA
intr_flag = val;
return;
default:
- return setIpr(misc_reg, val, tc);
- }
+#if FULL_SYSTEM
+ setIpr(misc_reg, val, tc);
#else
- //panic("No registers with side effects in SE mode!");
- return;
+ panic("No registers with side effects in SE mode!");
#endif
+ return;
+ }
}
}