projects
/
riscv-isa-sim.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
0f140bc
)
catch trap_illegal_instruction in hwacha
author
Yunsup Lee
<yunsup@cs.berkeley.edu>
Fri, 18 Oct 2013 02:44:53 +0000
(19:44 -0700)
committer
Yunsup Lee
<yunsup@cs.berkeley.edu>
Fri, 18 Oct 2013 02:44:53 +0000
(19:44 -0700)
hwacha/hwacha.cc
patch
|
blob
|
history
diff --git
a/hwacha/hwacha.cc
b/hwacha/hwacha.cc
index b1cf7fc81ce159d67a85f633a335c43af8966939..0d6b906dd74708021889d721244acbda1df5533a 100644
(file)
--- a/
hwacha/hwacha.cc
+++ b/
hwacha/hwacha.cc
@@
-50,6
+50,10
@@
static reg_t custom(processor_t* p, insn_t insn, reg_t pc)
{
h->take_exception(HWACHA_CAUSE_VF_FAULT_FETCH, h->get_ct_state()->vf_pc);
}
+ catch (trap_illegal_instruction& t)
+ {
+ h->take_exception(HWACHA_CAUSE_VF_ILLEGAL_INSTRUCTION, h->get_ct_state()->vf_pc);
+ }
catch (trap_load_address_misaligned& t)
{
h->take_exception(HWACHA_CAUSE_MISALIGNED_LOAD, t.get_badvaddr());