--- /dev/null
+/*
+ * Copyright © 2018 Intel Corporation
+ *
+ * Permission is hereby granted, free of charge, to any person obtaining a
+ * copy of this software and associated documentation files (the "Software"),
+ * to deal in the Software without restriction, including without limitation
+ * the rights to use, copy, modify, merge, publish, distribute, sublicense,
+ * and/or sell copies of the Software, and to permit persons to whom the
+ * Software is furnished to do so, subject to the following conditions:
+ *
+ * The above copyright notice and this permission notice (including the next
+ * paragraph) shall be included in all copies or substantial portions of the
+ * Software.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
+ * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
+ * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
+ * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
+ * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
+ * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
+ * IN THE SOFTWARE.
+ */
+
+#include "nir.h"
+
+static bool
+assert_ssa_def_is_not_1bit(nir_ssa_def *def, UNUSED void *unused)
+{
+ assert(def->bit_size > 1);
+ return true;
+}
+
+static bool
+rewrite_1bit_ssa_def_to_32bit(nir_ssa_def *def, void *_progress)
+{
+ bool *progress = _progress;
+ if (def->bit_size == 1) {
+ def->bit_size = 32;
+ *progress = true;
+ }
+ return true;
+}
+
+static bool
+lower_alu_instr(nir_alu_instr *alu)
+{
+ const nir_op_info *op_info = &nir_op_infos[alu->op];
+
+ switch (alu->op) {
+ case nir_op_imov:
+ case nir_op_vec2:
+ case nir_op_vec3:
+ case nir_op_vec4:
+ case nir_op_inot:
+ case nir_op_iand:
+ case nir_op_ior:
+ case nir_op_ixor:
+ /* These we expect to have booleans but the opcode doesn't change */
+ break;
+
+ case nir_op_f2b1: alu->op = nir_op_f2b32; break;
+ case nir_op_i2b1: alu->op = nir_op_i2b32; break;
+
+ case nir_op_flt: alu->op = nir_op_flt32; break;
+ case nir_op_fge: alu->op = nir_op_fge32; break;
+ case nir_op_feq: alu->op = nir_op_feq32; break;
+ case nir_op_fne: alu->op = nir_op_fne32; break;
+ case nir_op_ilt: alu->op = nir_op_ilt32; break;
+ case nir_op_ige: alu->op = nir_op_ige32; break;
+ case nir_op_ieq: alu->op = nir_op_ieq32; break;
+ case nir_op_ine: alu->op = nir_op_ine32; break;
+ case nir_op_ult: alu->op = nir_op_ult32; break;
+ case nir_op_uge: alu->op = nir_op_uge32; break;
+
+ case nir_op_ball_fequal2: alu->op = nir_op_b32all_fequal2; break;
+ case nir_op_ball_fequal3: alu->op = nir_op_b32all_fequal3; break;
+ case nir_op_ball_fequal4: alu->op = nir_op_b32all_fequal4; break;
+ case nir_op_bany_fnequal2: alu->op = nir_op_b32any_fnequal2; break;
+ case nir_op_bany_fnequal3: alu->op = nir_op_b32any_fnequal3; break;
+ case nir_op_bany_fnequal4: alu->op = nir_op_b32any_fnequal4; break;
+ case nir_op_ball_iequal2: alu->op = nir_op_b32all_iequal2; break;
+ case nir_op_ball_iequal3: alu->op = nir_op_b32all_iequal3; break;
+ case nir_op_ball_iequal4: alu->op = nir_op_b32all_iequal4; break;
+ case nir_op_bany_inequal2: alu->op = nir_op_b32any_inequal2; break;
+ case nir_op_bany_inequal3: alu->op = nir_op_b32any_inequal3; break;
+ case nir_op_bany_inequal4: alu->op = nir_op_b32any_inequal4; break;
+
+ case nir_op_bcsel: alu->op = nir_op_b32csel; break;
+
+ default:
+ assert(alu->dest.dest.ssa.bit_size > 1);
+ for (unsigned i = 0; i < op_info->num_inputs; i++)
+ assert(alu->src[i].src.ssa->bit_size > 1);
+ return false;
+ }
+
+ if (alu->dest.dest.ssa.bit_size == 1)
+ alu->dest.dest.ssa.bit_size = 32;
+
+ return true;
+}
+
+static bool
+nir_lower_bool_to_int32_impl(nir_function_impl *impl)
+{
+ bool progress = false;
+
+ nir_foreach_block(block, impl) {
+ nir_foreach_instr_safe(instr, block) {
+ switch (instr->type) {
+ case nir_instr_type_alu:
+ progress |= lower_alu_instr(nir_instr_as_alu(instr));
+ break;
+
+ case nir_instr_type_load_const: {
+ nir_load_const_instr *load = nir_instr_as_load_const(instr);
+ if (load->def.bit_size == 1) {
+ nir_const_value value = load->value;
+ for (unsigned i = 0; i < load->def.num_components; i++)
+ load->value.u32[i] = value.b[i] ? NIR_TRUE : NIR_FALSE;
+ load->def.bit_size = 32;
+ progress = true;
+ }
+ break;
+ }
+
+ case nir_instr_type_intrinsic:
+ case nir_instr_type_ssa_undef:
+ case nir_instr_type_phi:
+ case nir_instr_type_tex:
+ nir_foreach_ssa_def(instr, rewrite_1bit_ssa_def_to_32bit,
+ &progress);
+ break;
+
+ default:
+ nir_foreach_ssa_def(instr, assert_ssa_def_is_not_1bit, NULL);
+ }
+ }
+ }
+
+ if (progress) {
+ nir_metadata_preserve(impl, nir_metadata_block_index |
+ nir_metadata_dominance);
+ }
+
+ return progress;
+}
+
+bool
+nir_lower_bool_to_int32(nir_shader *shader)
+{
+ bool progress = false;
+
+ nir_foreach_function(function, shader) {
+ if (function->impl && nir_lower_bool_to_int32_impl(function->impl))
+ progress = true;
+ }
+
+ return progress;
+}
projects / mesa.git / commitdiff