projects / yosys.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | combined (merge: d6bdc09 39c3984)
Merge pull request #2188 from antmicro/missing-operators
authorwhitequark <whitequark@whitequark.org>
Fri, 26 Jun 2020 07:30:27 +0000 (07:30 +0000)
committerGitHub <noreply@github.com>
Fri, 26 Jun 2020 07:30:27 +0000 (07:30 +0000)
Add logic-assignments operators

1  2 
frontends/verilog/verilog_parser.y patch | diff1 | diff2 | blob | history

diff --cc frontends/verilog/verilog_parser.y
Simple merge