EIO: update stats (mostly order change, some renames)
authorSteve Reinhardt <stever@gmail.com>
Wed, 29 Feb 2012 06:51:39 +0000 (01:51 -0500)
committerSteve Reinhardt <stever@gmail.com>
Wed, 29 Feb 2012 06:51:39 +0000 (01:51 -0500)
16 files changed:
tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/config.ini
tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/simerr
tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/simout
tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/stats.txt
tests/quick/se/20.eio-short/ref/alpha/eio/simple-timing/config.ini
tests/quick/se/20.eio-short/ref/alpha/eio/simple-timing/simerr
tests/quick/se/20.eio-short/ref/alpha/eio/simple-timing/simout
tests/quick/se/20.eio-short/ref/alpha/eio/simple-timing/stats.txt
tests/quick/se/30.eio-mp/ref/alpha/eio/simple-atomic-mp/config.ini
tests/quick/se/30.eio-mp/ref/alpha/eio/simple-atomic-mp/simerr
tests/quick/se/30.eio-mp/ref/alpha/eio/simple-atomic-mp/simout
tests/quick/se/30.eio-mp/ref/alpha/eio/simple-atomic-mp/stats.txt
tests/quick/se/30.eio-mp/ref/alpha/eio/simple-timing-mp/config.ini
tests/quick/se/30.eio-mp/ref/alpha/eio/simple-timing-mp/simerr
tests/quick/se/30.eio-mp/ref/alpha/eio/simple-timing-mp/simout
tests/quick/se/30.eio-mp/ref/alpha/eio/simple-timing-mp/stats.txt

index 1a56ca25eaf10d211bc9727b5e985ff992c71aa3..7c413d69b9946f4f385ac466be18ba11f7ce36ca 100644 (file)
@@ -1,6 +1,7 @@
 [root]
 type=Root
 children=system
+full_system=false
 time_sync_enable=false
 time_sync_period=100000000000
 time_sync_spin_threshold=100000000
@@ -8,8 +9,16 @@ time_sync_spin_threshold=100000000
 [system]
 type=System
 children=cpu membus physmem
+boot_osflags=a
+init_param=0
+kernel=
+load_addr_mask=1099511627775
 mem_mode=atomic
+memories=system.physmem
+num_work_ids=16
 physmem=system.physmem
+readfile=
+symbolfile=
 work_begin_ckpt_count=0
 work_begin_cpu_id_exit=-1
 work_begin_exit_count=0
@@ -17,19 +26,22 @@ work_cpus_ckpt_count=0
 work_end_ckpt_count=0
 work_end_exit_count=0
 work_item_id=-1
+system_port=system.membus.slave[0]
 
 [system.cpu]
 type=AtomicSimpleCPU
-children=dtb itb tracer workload
+children=dtb interrupts itb tracer workload
 checker=Null
 clock=500
 cpu_id=0
 defer_registration=false
 do_checkpoint_insts=true
+do_quiesce=true
 do_statistics_insts=true
 dtb=system.cpu.dtb
 function_trace=false
 function_trace_start=0
+interrupts=system.cpu.interrupts
 itb=system.cpu.itb
 max_insts_all_threads=0
 max_insts_any_thread=500000
@@ -37,6 +49,7 @@ max_loads_all_threads=0
 max_loads_any_thread=0
 numThreads=1
 phase=0
+profile=0
 progress_interval=0
 simulate_data_stalls=false
 simulate_inst_stalls=false
@@ -44,13 +57,16 @@ system=system
 tracer=system.cpu.tracer
 width=1
 workload=system.cpu.workload
-dcache_port=system.membus.port[2]
-icache_port=system.membus.port[1]
+dcache_port=system.membus.slave[2]
+icache_port=system.membus.slave[1]
 
 [system.cpu.dtb]
 type=AlphaTLB
 size=64
 
+[system.cpu.interrupts]
+type=AlphaInterrupts
+
 [system.cpu.itb]
 type=AlphaTLB
 size=48
@@ -76,7 +92,8 @@ clock=1000
 header_cycles=1
 use_default_range=false
 width=64
-port=system.physmem.port[0] system.cpu.icache_port system.cpu.dcache_port
+master=system.physmem.port[0]
+slave=system.system_port system.cpu.icache_port system.cpu.dcache_port
 
 [system.physmem]
 type=PhysicalMemory
@@ -86,5 +103,5 @@ latency_var=0
 null=false
 range=0:134217727
 zero=false
-port=system.membus.port[0]
+port=system.membus.master[0]
 
index 47fb3b40ce368d96cb0bb4c50eca5dffd1b9c993..850fc56693dbeb1f84638c7b0185138ef3d91290 100755 (executable)
@@ -1,9 +1,6 @@
 warn: Sockets disabled, not accepting gdb connections
-For more information see: http://www.m5sim.org/warn/d946bea6
-warn: Prefetch instrutions is Alpha do not do anything
-For more information see: http://www.m5sim.org/warn/3e0eccba
-warn: Prefetch instrutions is Alpha do not do anything
-For more information see: http://www.m5sim.org/warn/3e0eccba
+warn: Prefetch instructions in Alpha do not do anything
+warn: Prefetch instructions in Alpha do not do anything
 hack: be nice to actually delete the event here
 
 gzip: stdout: Broken pipe
index 4c837ce0898ba7aa7d8607739f8c1a4ecf107bb6..94e5c0a9b77b0808841b28378445d471d8de64f6 100755 (executable)
@@ -1,14 +1,10 @@
-M5 Simulator System
+gem5 Simulator System.  http://gem5.org
+gem5 is copyrighted software; use the --copyright option for details.
 
-Copyright (c) 2001-2008
-The Regents of The University of Michigan
-All Rights Reserved
-
-
-M5 compiled Apr 19 2011 11:52:53
-M5 started Apr 19 2011 11:58:24
-M5 executing on maize
-command line: build/ALPHA_SE/m5.fast -d build/ALPHA_SE/tests/fast/quick/20.eio-short/alpha/eio/simple-atomic -re tests/run.py build/ALPHA_SE/tests/fast/quick/20.eio-short/alpha/eio/simple-atomic
+gem5 compiled Feb 29 2012 00:47:21
+gem5 started Feb 29 2012 00:51:57
+gem5 executing on zizzer
+command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/quick/se/20.eio-short/alpha/eio/simple-atomic -re tests/run.py build/ALPHA/tests/opt/quick/se/20.eio-short/alpha/eio/simple-atomic
 Global frequency set at 1000000000000 ticks per second
 info: Entering event queue @ 0.  Starting simulation...
 main dictionary has 1245 entries
index aaf71240967b40a2e14fb1ab93497e7857ae883b..5065b3dff167b101961e84ee0398de58cecb2940 100644 (file)
@@ -1,66 +1,80 @@
 
 ---------- Begin Simulation Statistics ----------
-host_inst_rate                                5358491                       # Simulator instruction rate (inst/s)
-host_mem_usage                                 194108                       # Number of bytes of host memory used
-host_seconds                                     0.09                       # Real time elapsed on the host
-host_tick_rate                             2674844665                       # Simulator tick rate (ticks/s)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-sim_insts                                      500001                       # Number of instructions simulated
 sim_seconds                                  0.000250                       # Number of seconds simulated
 sim_ticks                                   250015500                       # Number of ticks simulated
-system.cpu.dtb.data_accesses                   180793                       # DTB accesses
-system.cpu.dtb.data_acv                             0                       # DTB access violations
-system.cpu.dtb.data_hits                       180775                       # DTB hits
-system.cpu.dtb.data_misses                         18                       # DTB misses
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
+final_tick                                  250015500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+sim_freq                                 1000000000000                       # Frequency of simulated ticks
+host_inst_rate                                3174528                       # Simulator instruction rate (inst/s)
+host_op_rate                                  3174125                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                             1586983445                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 203780                       # Number of bytes of host memory used
+host_seconds                                     0.16                       # Real time elapsed on the host
+sim_insts                                      500001                       # Number of instructions simulated
+sim_ops                                        500001                       # Number of ops (including micro ops) simulated
+system.physmem.bytes_read                     2872676                       # Number of bytes read from this memory
+system.physmem.bytes_inst_read                2000076                       # Number of instructions bytes read from this memory
+system.physmem.bytes_written                   417562                       # Number of bytes written to this memory
+system.physmem.num_reads                       624454                       # Number of read requests responded to by this memory
+system.physmem.num_writes                       56340                       # Number of write requests responded to by this memory
+system.physmem.num_other                            0                       # Number of other requests responded to by this memory
+system.physmem.bw_read                    11489991621                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read                7999808012                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write                    1670144451                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total                   13160136072                       # Total bandwidth to/from this memory (bytes/s)
 system.cpu.dtb.fetch_hits                           0                       # ITB hits
 system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.read_accesses                   124443                       # DTB read accesses
-system.cpu.dtb.read_acv                             0                       # DTB read access violations
+system.cpu.dtb.fetch_acv                            0                       # ITB acv
+system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
 system.cpu.dtb.read_hits                       124435                       # DTB read hits
 system.cpu.dtb.read_misses                          8                       # DTB read misses
-system.cpu.dtb.write_accesses                   56350                       # DTB write accesses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
+system.cpu.dtb.read_acv                             0                       # DTB read access violations
+system.cpu.dtb.read_accesses                   124443                       # DTB read accesses
 system.cpu.dtb.write_hits                       56340                       # DTB write hits
 system.cpu.dtb.write_misses                        10                       # DTB write misses
-system.cpu.idle_fraction                            0                       # Percentage of idle cycles
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.fetch_accesses                  500032                       # ITB accesses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
+system.cpu.dtb.write_acv                            0                       # DTB write access violations
+system.cpu.dtb.write_accesses                   56350                       # DTB write accesses
+system.cpu.dtb.data_hits                       180775                       # DTB hits
+system.cpu.dtb.data_misses                         18                       # DTB misses
+system.cpu.dtb.data_acv                             0                       # DTB access violations
+system.cpu.dtb.data_accesses                   180793                       # DTB accesses
 system.cpu.itb.fetch_hits                      500019                       # ITB hits
 system.cpu.itb.fetch_misses                        13                       # ITB misses
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
+system.cpu.itb.fetch_acv                            0                       # ITB acv
+system.cpu.itb.fetch_accesses                  500032                       # ITB accesses
 system.cpu.itb.read_hits                            0                       # DTB read hits
 system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
+system.cpu.itb.read_acv                             0                       # DTB read access violations
+system.cpu.itb.read_accesses                        0                       # DTB read accesses
 system.cpu.itb.write_hits                           0                       # DTB write hits
 system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
+system.cpu.itb.write_acv                            0                       # DTB write access violations
+system.cpu.itb.write_accesses                       0                       # DTB write accesses
+system.cpu.itb.data_hits                            0                       # DTB hits
+system.cpu.itb.data_misses                          0                       # DTB misses
+system.cpu.itb.data_acv                             0                       # DTB access violations
+system.cpu.itb.data_accesses                        0                       # DTB accesses
+system.cpu.workload.num_syscalls                   18                       # Number of system calls
 system.cpu.numCycles                           500032                       # number of cpu cycles simulated
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
 system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.num_busy_cycles                     500032                       # Number of busy cycles
-system.cpu.num_conditional_control_insts        38180                       # number of instructions that are conditional controls
+system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
+system.cpu.committedInsts                      500001                       # Number of instructions committed
+system.cpu.committedOps                        500001                       # Number of ops (including micro ops) committed
+system.cpu.num_int_alu_accesses                474689                       # Number of integer alu accesses
 system.cpu.num_fp_alu_accesses                     32                       # Number of float alu accesses
-system.cpu.num_fp_insts                            32                       # number of float instructions
-system.cpu.num_fp_register_reads                   32                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes                  16                       # number of times the floating registers were written
 system.cpu.num_func_calls                       14357                       # number of times a function call or return occured
-system.cpu.num_idle_cycles                          0                       # Number of idle cycles
-system.cpu.num_insts                           500001                       # Number of instructions executed
-system.cpu.num_int_alu_accesses                474689                       # Number of integer alu accesses
+system.cpu.num_conditional_control_insts        38180                       # number of instructions that are conditional controls
 system.cpu.num_int_insts                       474689                       # number of integer instructions
+system.cpu.num_fp_insts                            32                       # number of float instructions
 system.cpu.num_int_register_reads              654286                       # number of times the integer registers were read
 system.cpu.num_int_register_writes             371542                       # number of times the integer registers were written
-system.cpu.num_load_insts                      124443                       # Number of load instructions
+system.cpu.num_fp_register_reads                   32                       # number of times the floating registers were read
+system.cpu.num_fp_register_writes                  16                       # number of times the floating registers were written
 system.cpu.num_mem_refs                        180793                       # number of memory refs
+system.cpu.num_load_insts                      124443                       # Number of load instructions
 system.cpu.num_store_insts                      56350                       # Number of store instructions
-system.cpu.workload.num_syscalls                   18                       # Number of system calls
+system.cpu.num_idle_cycles                          0                       # Number of idle cycles
+system.cpu.num_busy_cycles                     500032                       # Number of busy cycles
+system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
+system.cpu.idle_fraction                            0                       # Percentage of idle cycles
 
 ---------- End Simulation Statistics   ----------
index 5293d87cba63d1b39f7fd23a53d381fea81e8748..4fea94adf711df65d3c57e3985c1fe7a02014907 100644 (file)
@@ -1,6 +1,7 @@
 [root]
 type=Root
 children=system
+full_system=false
 time_sync_enable=false
 time_sync_period=100000000000
 time_sync_spin_threshold=100000000
@@ -8,8 +9,16 @@ time_sync_spin_threshold=100000000
 [system]
 type=System
 children=cpu membus physmem
+boot_osflags=a
+init_param=0
+kernel=
+load_addr_mask=1099511627775
 mem_mode=atomic
+memories=system.physmem
+num_work_ids=16
 physmem=system.physmem
+readfile=
+symbolfile=
 work_begin_ckpt_count=0
 work_begin_cpu_id_exit=-1
 work_begin_exit_count=0
@@ -17,19 +26,22 @@ work_cpus_ckpt_count=0
 work_end_ckpt_count=0
 work_end_exit_count=0
 work_item_id=-1
+system_port=system.membus.slave[0]
 
 [system.cpu]
 type=TimingSimpleCPU
-children=dcache dtb icache itb l2cache toL2Bus tracer workload
+children=dcache dtb icache interrupts itb l2cache toL2Bus tracer workload
 checker=Null
 clock=500
 cpu_id=0
 defer_registration=false
 do_checkpoint_insts=true
+do_quiesce=true
 do_statistics_insts=true
 dtb=system.cpu.dtb
 function_trace=false
 function_trace_start=0
+interrupts=system.cpu.interrupts
 itb=system.cpu.itb
 max_insts_all_threads=0
 max_insts_any_thread=500000
@@ -37,6 +49,7 @@ max_loads_all_threads=0
 max_loads_any_thread=0
 numThreads=1
 phase=0
+profile=0
 progress_interval=0
 system=system
 tracer=system.cpu.tracer
@@ -55,26 +68,19 @@ is_top_level=true
 latency=1000
 max_miss_count=0
 mshrs=10
-num_cpus=1
-prefetch_data_accesses_only=false
-prefetch_degree=1
-prefetch_latency=10000
 prefetch_on_access=false
-prefetch_past_page=false
-prefetch_policy=none
-prefetch_serial_squash=false
-prefetch_use_cpu_id=true
-prefetcher_size=100
+prefetcher=Null
 prioritizeRequests=false
 repl=Null
 size=262144
 subblock_size=0
+system=system
 tgts_per_mshr=5
 trace_addr=0
 two_queue=false
 write_buffers=8
 cpu_side=system.cpu.dcache_port
-mem_side=system.cpu.toL2Bus.port[1]
+mem_side=system.cpu.toL2Bus.slave[1]
 
 [system.cpu.dtb]
 type=AlphaTLB
@@ -91,26 +97,22 @@ is_top_level=true
 latency=1000
 max_miss_count=0
 mshrs=10
-num_cpus=1
-prefetch_data_accesses_only=false
-prefetch_degree=1
-prefetch_latency=10000
 prefetch_on_access=false
-prefetch_past_page=false
-prefetch_policy=none
-prefetch_serial_squash=false
-prefetch_use_cpu_id=true
-prefetcher_size=100
+prefetcher=Null
 prioritizeRequests=false
 repl=Null
 size=131072
 subblock_size=0
+system=system
 tgts_per_mshr=5
 trace_addr=0
 two_queue=false
 write_buffers=8
 cpu_side=system.cpu.icache_port
-mem_side=system.cpu.toL2Bus.port[0]
+mem_side=system.cpu.toL2Bus.slave[0]
+
+[system.cpu.interrupts]
+type=AlphaInterrupts
 
 [system.cpu.itb]
 type=AlphaTLB
@@ -127,26 +129,19 @@ is_top_level=false
 latency=10000
 max_miss_count=0
 mshrs=10
-num_cpus=1
-prefetch_data_accesses_only=false
-prefetch_degree=1
-prefetch_latency=100000
 prefetch_on_access=false
-prefetch_past_page=false
-prefetch_policy=none
-prefetch_serial_squash=false
-prefetch_use_cpu_id=true
-prefetcher_size=100
+prefetcher=Null
 prioritizeRequests=false
 repl=Null
 size=2097152
 subblock_size=0
+system=system
 tgts_per_mshr=5
 trace_addr=0
 two_queue=false
 write_buffers=8
-cpu_side=system.cpu.toL2Bus.port[2]
-mem_side=system.membus.port[1]
+cpu_side=system.cpu.toL2Bus.master[0]
+mem_side=system.membus.slave[1]
 
 [system.cpu.toL2Bus]
 type=Bus
@@ -156,7 +151,8 @@ clock=1000
 header_cycles=1
 use_default_range=false
 width=64
-port=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.l2cache.cpu_side
+master=system.cpu.l2cache.cpu_side
+slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side
 
 [system.cpu.tracer]
 type=ExeTracer
@@ -179,7 +175,8 @@ clock=1000
 header_cycles=1
 use_default_range=false
 width=64
-port=system.physmem.port[0] system.cpu.l2cache.mem_side
+master=system.physmem.port[0]
+slave=system.system_port system.cpu.l2cache.mem_side
 
 [system.physmem]
 type=PhysicalMemory
@@ -189,5 +186,5 @@ latency_var=0
 null=false
 range=0:134217727
 zero=false
-port=system.membus.port[0]
+port=system.membus.master[0]
 
index 47fb3b40ce368d96cb0bb4c50eca5dffd1b9c993..850fc56693dbeb1f84638c7b0185138ef3d91290 100755 (executable)
@@ -1,9 +1,6 @@
 warn: Sockets disabled, not accepting gdb connections
-For more information see: http://www.m5sim.org/warn/d946bea6
-warn: Prefetch instrutions is Alpha do not do anything
-For more information see: http://www.m5sim.org/warn/3e0eccba
-warn: Prefetch instrutions is Alpha do not do anything
-For more information see: http://www.m5sim.org/warn/3e0eccba
+warn: Prefetch instructions in Alpha do not do anything
+warn: Prefetch instructions in Alpha do not do anything
 hack: be nice to actually delete the event here
 
 gzip: stdout: Broken pipe
index 596eb6dd7c5eee0da3cf795e7e63418c2603091b..51a8ca57b2c9b6929c247c2f759aa53dde20c8c3 100755 (executable)
@@ -1,14 +1,10 @@
-M5 Simulator System
+gem5 Simulator System.  http://gem5.org
+gem5 is copyrighted software; use the --copyright option for details.
 
-Copyright (c) 2001-2008
-The Regents of The University of Michigan
-All Rights Reserved
-
-
-M5 compiled Apr 19 2011 11:52:53
-M5 started Apr 19 2011 11:58:24
-M5 executing on maize
-command line: build/ALPHA_SE/m5.fast -d build/ALPHA_SE/tests/fast/quick/20.eio-short/alpha/eio/simple-timing -re tests/run.py build/ALPHA_SE/tests/fast/quick/20.eio-short/alpha/eio/simple-timing
+gem5 compiled Feb 29 2012 00:47:21
+gem5 started Feb 29 2012 00:51:57
+gem5 executing on zizzer
+command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/quick/se/20.eio-short/alpha/eio/simple-timing -re tests/run.py build/ALPHA/tests/opt/quick/se/20.eio-short/alpha/eio/simple-timing
 Global frequency set at 1000000000000 ticks per second
 info: Entering event queue @ 0.  Starting simulation...
 main dictionary has 1245 entries
index e27e0bfbf68b6fd2666184fdc75f266b903c427b..a62b8b2cae0affa0460d176ae08028e8f7a73c35 100644 (file)
 
 ---------- Begin Simulation Statistics ----------
-host_inst_rate                                2553874                       # Simulator instruction rate (inst/s)
-host_mem_usage                                 201796                       # Number of bytes of host memory used
-host_seconds                                     0.20                       # Real time elapsed on the host
-host_tick_rate                             3714828011                       # Simulator tick rate (ticks/s)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-sim_insts                                      500001                       # Number of instructions simulated
 sim_seconds                                  0.000728                       # Number of seconds simulated
 sim_ticks                                   727929000                       # Number of ticks simulated
-system.cpu.dcache.ReadReq_accesses             124435                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_avg_miss_latency        56000                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency        53000                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_hits                 124120                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_miss_latency       17640000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_rate          0.002531                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_misses                  315                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_mshr_miss_latency     16695000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate     0.002531                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_misses             315                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_accesses             56340                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_avg_miss_latency        56000                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency        53000                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_hits                 56201                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_miss_latency       7784000                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_rate         0.002467                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_misses                 139                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_mshr_miss_latency      7367000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_rate     0.002467                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_misses            139                       # number of WriteReq MSHR misses
-system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_refs                 397.182819                       # Average number of references to valid blocks.
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
-system.cpu.dcache.demand_accesses              180775                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_avg_miss_latency        56000                       # average overall miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency        53000                       # average overall mshr miss latency
-system.cpu.dcache.demand_hits                  180321                       # number of demand (read+write) hits
-system.cpu.dcache.demand_miss_latency        25424000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_rate           0.002511                       # miss rate for demand accesses
-system.cpu.dcache.demand_misses                   454                       # number of demand (read+write) misses
-system.cpu.dcache.demand_mshr_hits                  0                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_miss_latency     24062000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_rate      0.002511                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_misses              454                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
-system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
-system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
-system.cpu.dcache.occ_blocks::0            287.175167                       # Average occupied blocks per context
-system.cpu.dcache.occ_percent::0             0.070111                       # Average percentage of cache occupancy
-system.cpu.dcache.overall_accesses             180775                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_avg_miss_latency        56000                       # average overall miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency        53000                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
-system.cpu.dcache.overall_hits                 180321                       # number of overall hits
-system.cpu.dcache.overall_miss_latency       25424000                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_rate          0.002511                       # miss rate for overall accesses
-system.cpu.dcache.overall_misses                  454                       # number of overall misses
-system.cpu.dcache.overall_mshr_hits                 0                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_miss_latency     24062000                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_rate     0.002511                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_misses             454                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
-system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
-system.cpu.dcache.replacements                      0                       # number of replacements
-system.cpu.dcache.sampled_refs                    454                       # Sample count of references to valid blocks.
-system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
-system.cpu.dcache.tagsinuse                287.175167                       # Cycle average of tags in use
-system.cpu.dcache.total_refs                   180321                       # Total number of references to valid blocks.
-system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.writebacks                        0                       # number of writebacks
-system.cpu.dtb.data_accesses                   180793                       # DTB accesses
-system.cpu.dtb.data_acv                             0                       # DTB access violations
-system.cpu.dtb.data_hits                       180775                       # DTB hits
-system.cpu.dtb.data_misses                         18                       # DTB misses
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
+final_tick                                  727929000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+sim_freq                                 1000000000000                       # Frequency of simulated ticks
+host_inst_rate                                1742138                       # Simulator instruction rate (inst/s)
+host_op_rate                                  1742023                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                             2535976572                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 212652                       # Number of bytes of host memory used
+host_seconds                                     0.29                       # Real time elapsed on the host
+sim_insts                                      500001                       # Number of instructions simulated
+sim_ops                                        500001                       # Number of ops (including micro ops) simulated
+system.physmem.bytes_read                       54848                       # Number of bytes read from this memory
+system.physmem.bytes_inst_read                  25792                       # Number of instructions bytes read from this memory
+system.physmem.bytes_written                        0                       # Number of bytes written to this memory
+system.physmem.num_reads                          857                       # Number of read requests responded to by this memory
+system.physmem.num_writes                           0                       # Number of write requests responded to by this memory
+system.physmem.num_other                            0                       # Number of other requests responded to by this memory
+system.physmem.bw_read                       75348008                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read                  35432027                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_total                      75348008                       # Total bandwidth to/from this memory (bytes/s)
 system.cpu.dtb.fetch_hits                           0                       # ITB hits
 system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.read_accesses                   124443                       # DTB read accesses
-system.cpu.dtb.read_acv                             0                       # DTB read access violations
+system.cpu.dtb.fetch_acv                            0                       # ITB acv
+system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
 system.cpu.dtb.read_hits                       124435                       # DTB read hits
 system.cpu.dtb.read_misses                          8                       # DTB read misses
-system.cpu.dtb.write_accesses                   56350                       # DTB write accesses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
+system.cpu.dtb.read_acv                             0                       # DTB read access violations
+system.cpu.dtb.read_accesses                   124443                       # DTB read accesses
 system.cpu.dtb.write_hits                       56340                       # DTB write hits
 system.cpu.dtb.write_misses                        10                       # DTB write misses
-system.cpu.icache.ReadReq_accesses             500020                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_avg_miss_latency        56000                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency        53000                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_hits                 499617                       # number of ReadReq hits
-system.cpu.icache.ReadReq_miss_latency       22568000                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_rate          0.000806                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_misses                  403                       # number of ReadReq misses
-system.cpu.icache.ReadReq_mshr_miss_latency     21359000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate     0.000806                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_misses             403                       # number of ReadReq MSHR misses
-system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
-system.cpu.icache.avg_refs                1239.744417                       # Average number of references to valid blocks.
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.cache_copies                      0                       # number of cache copies performed
-system.cpu.icache.demand_accesses              500020                       # number of demand (read+write) accesses
-system.cpu.icache.demand_avg_miss_latency        56000                       # average overall miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency        53000                       # average overall mshr miss latency
-system.cpu.icache.demand_hits                  499617                       # number of demand (read+write) hits
-system.cpu.icache.demand_miss_latency        22568000                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_rate           0.000806                       # miss rate for demand accesses
-system.cpu.icache.demand_misses                   403                       # number of demand (read+write) misses
-system.cpu.icache.demand_mshr_hits                  0                       # number of demand (read+write) MSHR hits
-system.cpu.icache.demand_mshr_miss_latency     21359000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_rate      0.000806                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_misses              403                       # number of demand (read+write) MSHR misses
-system.cpu.icache.fast_writes                       0                       # number of fast writes performed
-system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
-system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
-system.cpu.icache.occ_blocks::0            264.952126                       # Average occupied blocks per context
-system.cpu.icache.occ_percent::0             0.129371                       # Average percentage of cache occupancy
-system.cpu.icache.overall_accesses             500020                       # number of overall (read+write) accesses
-system.cpu.icache.overall_avg_miss_latency        56000                       # average overall miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency        53000                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
-system.cpu.icache.overall_hits                 499617                       # number of overall hits
-system.cpu.icache.overall_miss_latency       22568000                       # number of overall miss cycles
-system.cpu.icache.overall_miss_rate          0.000806                       # miss rate for overall accesses
-system.cpu.icache.overall_misses                  403                       # number of overall misses
-system.cpu.icache.overall_mshr_hits                 0                       # number of overall MSHR hits
-system.cpu.icache.overall_mshr_miss_latency     21359000                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_rate     0.000806                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_misses             403                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
-system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
-system.cpu.icache.replacements                      0                       # number of replacements
-system.cpu.icache.sampled_refs                    403                       # Sample count of references to valid blocks.
-system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
-system.cpu.icache.tagsinuse                264.952126                       # Cycle average of tags in use
-system.cpu.icache.total_refs                   499617                       # Total number of references to valid blocks.
-system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.writebacks                        0                       # number of writebacks
-system.cpu.idle_fraction                            0                       # Percentage of idle cycles
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.fetch_accesses                  500033                       # ITB accesses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
+system.cpu.dtb.write_acv                            0                       # DTB write access violations
+system.cpu.dtb.write_accesses                   56350                       # DTB write accesses
+system.cpu.dtb.data_hits                       180775                       # DTB hits
+system.cpu.dtb.data_misses                         18                       # DTB misses
+system.cpu.dtb.data_acv                             0                       # DTB access violations
+system.cpu.dtb.data_accesses                   180793                       # DTB accesses
 system.cpu.itb.fetch_hits                      500020                       # ITB hits
 system.cpu.itb.fetch_misses                        13                       # ITB misses
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
+system.cpu.itb.fetch_acv                            0                       # ITB acv
+system.cpu.itb.fetch_accesses                  500033                       # ITB accesses
 system.cpu.itb.read_hits                            0                       # DTB read hits
 system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
+system.cpu.itb.read_acv                             0                       # DTB read access violations
+system.cpu.itb.read_accesses                        0                       # DTB read accesses
 system.cpu.itb.write_hits                           0                       # DTB write hits
 system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.l2cache.ReadExReq_accesses             139                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_avg_miss_latency        52000                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency        40000                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_miss_latency      7228000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_rate              1                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_misses               139                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency      5560000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_rate            1                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_misses          139                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadReq_accesses               718                       # number of ReadReq accesses(hits+misses)
-system.cpu.l2cache.ReadReq_avg_miss_latency        52000                       # average ReadReq miss latency
-system.cpu.l2cache.ReadReq_avg_mshr_miss_latency        40000                       # average ReadReq mshr miss latency
-system.cpu.l2cache.ReadReq_miss_latency      37336000                       # number of ReadReq miss cycles
-system.cpu.l2cache.ReadReq_miss_rate                1                       # miss rate for ReadReq accesses
-system.cpu.l2cache.ReadReq_misses                 718                       # number of ReadReq misses
-system.cpu.l2cache.ReadReq_mshr_miss_latency     28720000                       # number of ReadReq MSHR miss cycles
-system.cpu.l2cache.ReadReq_mshr_miss_rate            1                       # mshr miss rate for ReadReq accesses
-system.cpu.l2cache.ReadReq_mshr_misses            718                       # number of ReadReq MSHR misses
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_refs                         0                       # Average number of references to valid blocks.
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.cache_copies                     0                       # number of cache copies performed
-system.cpu.l2cache.demand_accesses                857                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_avg_miss_latency        52000                       # average overall miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency        40000                       # average overall mshr miss latency
-system.cpu.l2cache.demand_hits                      0                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_miss_latency       44564000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_rate                 1                       # miss rate for demand accesses
-system.cpu.l2cache.demand_misses                  857                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_mshr_hits                 0                       # number of demand (read+write) MSHR hits
-system.cpu.l2cache.demand_mshr_miss_latency     34280000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_rate            1                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_misses             857                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.fast_writes                      0                       # number of fast writes performed
-system.cpu.l2cache.mshr_cap_events                  0                       # number of times MSHR cap was activated
-system.cpu.l2cache.no_allocate_misses               0                       # Number of misses that were no-allocate
-system.cpu.l2cache.occ_blocks::0           481.419470                       # Average occupied blocks per context
-system.cpu.l2cache.occ_percent::0            0.014692                       # Average percentage of cache occupancy
-system.cpu.l2cache.overall_accesses               857                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_avg_miss_latency        52000                       # average overall miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency        40000                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
-system.cpu.l2cache.overall_hits                     0                       # number of overall hits
-system.cpu.l2cache.overall_miss_latency      44564000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_rate                1                       # miss rate for overall accesses
-system.cpu.l2cache.overall_misses                 857                       # number of overall misses
-system.cpu.l2cache.overall_mshr_hits                0                       # number of overall MSHR hits
-system.cpu.l2cache.overall_mshr_miss_latency     34280000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_rate            1                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_misses            857                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
-system.cpu.l2cache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
-system.cpu.l2cache.replacements                     0                       # number of replacements
-system.cpu.l2cache.sampled_refs                   718                       # Sample count of references to valid blocks.
-system.cpu.l2cache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
-system.cpu.l2cache.tagsinuse               481.419470                       # Cycle average of tags in use
-system.cpu.l2cache.total_refs                       0                       # Total number of references to valid blocks.
-system.cpu.l2cache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.writebacks                       0                       # number of writebacks
-system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
+system.cpu.itb.write_acv                            0                       # DTB write access violations
+system.cpu.itb.write_accesses                       0                       # DTB write accesses
+system.cpu.itb.data_hits                            0                       # DTB hits
+system.cpu.itb.data_misses                          0                       # DTB misses
+system.cpu.itb.data_acv                             0                       # DTB access violations
+system.cpu.itb.data_accesses                        0                       # DTB accesses
+system.cpu.workload.num_syscalls                   18                       # Number of system calls
 system.cpu.numCycles                          1455858                       # number of cpu cycles simulated
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
 system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.num_busy_cycles                    1455858                       # Number of busy cycles
-system.cpu.num_conditional_control_insts        38180                       # number of instructions that are conditional controls
+system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
+system.cpu.committedInsts                      500001                       # Number of instructions committed
+system.cpu.committedOps                        500001                       # Number of ops (including micro ops) committed
+system.cpu.num_int_alu_accesses                474689                       # Number of integer alu accesses
 system.cpu.num_fp_alu_accesses                     32                       # Number of float alu accesses
-system.cpu.num_fp_insts                            32                       # number of float instructions
-system.cpu.num_fp_register_reads                   32                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes                  16                       # number of times the floating registers were written
 system.cpu.num_func_calls                       14357                       # number of times a function call or return occured
-system.cpu.num_idle_cycles                          0                       # Number of idle cycles
-system.cpu.num_insts                           500001                       # Number of instructions executed
-system.cpu.num_int_alu_accesses                474689                       # Number of integer alu accesses
+system.cpu.num_conditional_control_insts        38180                       # number of instructions that are conditional controls
 system.cpu.num_int_insts                       474689                       # number of integer instructions
+system.cpu.num_fp_insts                            32                       # number of float instructions
 system.cpu.num_int_register_reads              654286                       # number of times the integer registers were read
 system.cpu.num_int_register_writes             371542                       # number of times the integer registers were written
-system.cpu.num_load_insts                      124443                       # Number of load instructions
+system.cpu.num_fp_register_reads                   32                       # number of times the floating registers were read
+system.cpu.num_fp_register_writes                  16                       # number of times the floating registers were written
 system.cpu.num_mem_refs                        180793                       # number of memory refs
+system.cpu.num_load_insts                      124443                       # Number of load instructions
 system.cpu.num_store_insts                      56350                       # Number of store instructions
-system.cpu.workload.num_syscalls                   18                       # Number of system calls
+system.cpu.num_idle_cycles                          0                       # Number of idle cycles
+system.cpu.num_busy_cycles                    1455858                       # Number of busy cycles
+system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
+system.cpu.idle_fraction                            0                       # Percentage of idle cycles
+system.cpu.icache.replacements                      0                       # number of replacements
+system.cpu.icache.tagsinuse                264.952126                       # Cycle average of tags in use
+system.cpu.icache.total_refs                   499617                       # Total number of references to valid blocks.
+system.cpu.icache.sampled_refs                    403                       # Sample count of references to valid blocks.
+system.cpu.icache.avg_refs                1239.744417                       # Average number of references to valid blocks.
+system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
+system.cpu.icache.occ_blocks::cpu.inst     264.952126                       # Average occupied blocks per requestor
+system.cpu.icache.occ_percent::cpu.inst      0.129371                       # Average percentage of cache occupancy
+system.cpu.icache.occ_percent::total         0.129371                       # Average percentage of cache occupancy
+system.cpu.icache.ReadReq_hits::cpu.inst       499617                       # number of ReadReq hits
+system.cpu.icache.ReadReq_hits::total          499617                       # number of ReadReq hits
+system.cpu.icache.demand_hits::cpu.inst        499617                       # number of demand (read+write) hits
+system.cpu.icache.demand_hits::total           499617                       # number of demand (read+write) hits
+system.cpu.icache.overall_hits::cpu.inst       499617                       # number of overall hits
+system.cpu.icache.overall_hits::total          499617                       # number of overall hits
+system.cpu.icache.ReadReq_misses::cpu.inst          403                       # number of ReadReq misses
+system.cpu.icache.ReadReq_misses::total           403                       # number of ReadReq misses
+system.cpu.icache.demand_misses::cpu.inst          403                       # number of demand (read+write) misses
+system.cpu.icache.demand_misses::total            403                       # number of demand (read+write) misses
+system.cpu.icache.overall_misses::cpu.inst          403                       # number of overall misses
+system.cpu.icache.overall_misses::total           403                       # number of overall misses
+system.cpu.icache.ReadReq_miss_latency::cpu.inst     22568000                       # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_latency::total     22568000                       # number of ReadReq miss cycles
+system.cpu.icache.demand_miss_latency::cpu.inst     22568000                       # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_latency::total     22568000                       # number of demand (read+write) miss cycles
+system.cpu.icache.overall_miss_latency::cpu.inst     22568000                       # number of overall miss cycles
+system.cpu.icache.overall_miss_latency::total     22568000                       # number of overall miss cycles
+system.cpu.icache.ReadReq_accesses::cpu.inst       500020                       # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_accesses::total       500020                       # number of ReadReq accesses(hits+misses)
+system.cpu.icache.demand_accesses::cpu.inst       500020                       # number of demand (read+write) accesses
+system.cpu.icache.demand_accesses::total       500020                       # number of demand (read+write) accesses
+system.cpu.icache.overall_accesses::cpu.inst       500020                       # number of overall (read+write) accesses
+system.cpu.icache.overall_accesses::total       500020                       # number of overall (read+write) accesses
+system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000806                       # miss rate for ReadReq accesses
+system.cpu.icache.demand_miss_rate::cpu.inst     0.000806                       # miss rate for demand accesses
+system.cpu.icache.overall_miss_rate::cpu.inst     0.000806                       # miss rate for overall accesses
+system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst        56000                       # average ReadReq miss latency
+system.cpu.icache.demand_avg_miss_latency::cpu.inst        56000                       # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::cpu.inst        56000                       # average overall miss latency
+system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
+system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
+system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
+system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
+system.cpu.icache.fast_writes                       0                       # number of fast writes performed
+system.cpu.icache.cache_copies                      0                       # number of cache copies performed
+system.cpu.icache.ReadReq_mshr_misses::cpu.inst          403                       # number of ReadReq MSHR misses
+system.cpu.icache.ReadReq_mshr_misses::total          403                       # number of ReadReq MSHR misses
+system.cpu.icache.demand_mshr_misses::cpu.inst          403                       # number of demand (read+write) MSHR misses
+system.cpu.icache.demand_mshr_misses::total          403                       # number of demand (read+write) MSHR misses
+system.cpu.icache.overall_mshr_misses::cpu.inst          403                       # number of overall MSHR misses
+system.cpu.icache.overall_mshr_misses::total          403                       # number of overall MSHR misses
+system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     21359000                       # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_latency::total     21359000                       # number of ReadReq MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_latency::cpu.inst     21359000                       # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_latency::total     21359000                       # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_latency::cpu.inst     21359000                       # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_latency::total     21359000                       # number of overall MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000806                       # mshr miss rate for ReadReq accesses
+system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000806                       # mshr miss rate for demand accesses
+system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000806                       # mshr miss rate for overall accesses
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst        53000                       # average ReadReq mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst        53000                       # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst        53000                       # average overall mshr miss latency
+system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
+system.cpu.dcache.replacements                      0                       # number of replacements
+system.cpu.dcache.tagsinuse                287.175167                       # Cycle average of tags in use
+system.cpu.dcache.total_refs                   180321                       # Total number of references to valid blocks.
+system.cpu.dcache.sampled_refs                    454                       # Sample count of references to valid blocks.
+system.cpu.dcache.avg_refs                 397.182819                       # Average number of references to valid blocks.
+system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
+system.cpu.dcache.occ_blocks::cpu.data     287.175167                       # Average occupied blocks per requestor
+system.cpu.dcache.occ_percent::cpu.data      0.070111                       # Average percentage of cache occupancy
+system.cpu.dcache.occ_percent::total         0.070111                       # Average percentage of cache occupancy
+system.cpu.dcache.ReadReq_hits::cpu.data       124120                       # number of ReadReq hits
+system.cpu.dcache.ReadReq_hits::total          124120                       # number of ReadReq hits
+system.cpu.dcache.WriteReq_hits::cpu.data        56201                       # number of WriteReq hits
+system.cpu.dcache.WriteReq_hits::total          56201                       # number of WriteReq hits
+system.cpu.dcache.demand_hits::cpu.data        180321                       # number of demand (read+write) hits
+system.cpu.dcache.demand_hits::total           180321                       # number of demand (read+write) hits
+system.cpu.dcache.overall_hits::cpu.data       180321                       # number of overall hits
+system.cpu.dcache.overall_hits::total          180321                       # number of overall hits
+system.cpu.dcache.ReadReq_misses::cpu.data          315                       # number of ReadReq misses
+system.cpu.dcache.ReadReq_misses::total           315                       # number of ReadReq misses
+system.cpu.dcache.WriteReq_misses::cpu.data          139                       # number of WriteReq misses
+system.cpu.dcache.WriteReq_misses::total          139                       # number of WriteReq misses
+system.cpu.dcache.demand_misses::cpu.data          454                       # number of demand (read+write) misses
+system.cpu.dcache.demand_misses::total            454                       # number of demand (read+write) misses
+system.cpu.dcache.overall_misses::cpu.data          454                       # number of overall misses
+system.cpu.dcache.overall_misses::total           454                       # number of overall misses
+system.cpu.dcache.ReadReq_miss_latency::cpu.data     17640000                       # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_latency::total     17640000                       # number of ReadReq miss cycles
+system.cpu.dcache.WriteReq_miss_latency::cpu.data      7784000                       # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_latency::total      7784000                       # number of WriteReq miss cycles
+system.cpu.dcache.demand_miss_latency::cpu.data     25424000                       # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_latency::total     25424000                       # number of demand (read+write) miss cycles
+system.cpu.dcache.overall_miss_latency::cpu.data     25424000                       # number of overall miss cycles
+system.cpu.dcache.overall_miss_latency::total     25424000                       # number of overall miss cycles
+system.cpu.dcache.ReadReq_accesses::cpu.data       124435                       # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_accesses::total       124435                       # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_accesses::cpu.data        56340                       # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_accesses::total        56340                       # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.demand_accesses::cpu.data       180775                       # number of demand (read+write) accesses
+system.cpu.dcache.demand_accesses::total       180775                       # number of demand (read+write) accesses
+system.cpu.dcache.overall_accesses::cpu.data       180775                       # number of overall (read+write) accesses
+system.cpu.dcache.overall_accesses::total       180775                       # number of overall (read+write) accesses
+system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002531                       # miss rate for ReadReq accesses
+system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.002467                       # miss rate for WriteReq accesses
+system.cpu.dcache.demand_miss_rate::cpu.data     0.002511                       # miss rate for demand accesses
+system.cpu.dcache.overall_miss_rate::cpu.data     0.002511                       # miss rate for overall accesses
+system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data        56000                       # average ReadReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data        56000                       # average WriteReq miss latency
+system.cpu.dcache.demand_avg_miss_latency::cpu.data        56000                       # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::cpu.data        56000                       # average overall miss latency
+system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
+system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
+system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
+system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
+system.cpu.dcache.ReadReq_mshr_misses::cpu.data          315                       # number of ReadReq MSHR misses
+system.cpu.dcache.ReadReq_mshr_misses::total          315                       # number of ReadReq MSHR misses
+system.cpu.dcache.WriteReq_mshr_misses::cpu.data          139                       # number of WriteReq MSHR misses
+system.cpu.dcache.WriteReq_mshr_misses::total          139                       # number of WriteReq MSHR misses
+system.cpu.dcache.demand_mshr_misses::cpu.data          454                       # number of demand (read+write) MSHR misses
+system.cpu.dcache.demand_mshr_misses::total          454                       # number of demand (read+write) MSHR misses
+system.cpu.dcache.overall_mshr_misses::cpu.data          454                       # number of overall MSHR misses
+system.cpu.dcache.overall_mshr_misses::total          454                       # number of overall MSHR misses
+system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     16695000                       # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_latency::total     16695000                       # number of ReadReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      7367000                       # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_latency::total      7367000                       # number of WriteReq MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_latency::cpu.data     24062000                       # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_latency::total     24062000                       # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_latency::cpu.data     24062000                       # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_latency::total     24062000                       # number of overall MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002531                       # mshr miss rate for ReadReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.002467                       # mshr miss rate for WriteReq accesses
+system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002511                       # mshr miss rate for demand accesses
+system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002511                       # mshr miss rate for overall accesses
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data        53000                       # average ReadReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data        53000                       # average WriteReq mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data        53000                       # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data        53000                       # average overall mshr miss latency
+system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
+system.cpu.l2cache.replacements                     0                       # number of replacements
+system.cpu.l2cache.tagsinuse               481.419470                       # Cycle average of tags in use
+system.cpu.l2cache.total_refs                       0                       # Total number of references to valid blocks.
+system.cpu.l2cache.sampled_refs                   718                       # Sample count of references to valid blocks.
+system.cpu.l2cache.avg_refs                         0                       # Average number of references to valid blocks.
+system.cpu.l2cache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.occ_blocks::cpu.inst    264.958770                       # Average occupied blocks per requestor
+system.cpu.l2cache.occ_blocks::cpu.data    216.460700                       # Average occupied blocks per requestor
+system.cpu.l2cache.occ_percent::cpu.inst     0.008086                       # Average percentage of cache occupancy
+system.cpu.l2cache.occ_percent::cpu.data     0.006606                       # Average percentage of cache occupancy
+system.cpu.l2cache.occ_percent::total        0.014692                       # Average percentage of cache occupancy
+system.cpu.l2cache.ReadReq_misses::cpu.inst          403                       # number of ReadReq misses
+system.cpu.l2cache.ReadReq_misses::cpu.data          315                       # number of ReadReq misses
+system.cpu.l2cache.ReadReq_misses::total          718                       # number of ReadReq misses
+system.cpu.l2cache.ReadExReq_misses::cpu.data          139                       # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_misses::total          139                       # number of ReadExReq misses
+system.cpu.l2cache.demand_misses::cpu.inst          403                       # number of demand (read+write) misses
+system.cpu.l2cache.demand_misses::cpu.data          454                       # number of demand (read+write) misses
+system.cpu.l2cache.demand_misses::total           857                       # number of demand (read+write) misses
+system.cpu.l2cache.overall_misses::cpu.inst          403                       # number of overall misses
+system.cpu.l2cache.overall_misses::cpu.data          454                       # number of overall misses
+system.cpu.l2cache.overall_misses::total          857                       # number of overall misses
+system.cpu.l2cache.ReadReq_miss_latency::cpu.inst     20956000                       # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_latency::cpu.data     16380000                       # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_latency::total     37336000                       # number of ReadReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_latency::cpu.data      7228000                       # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_latency::total      7228000                       # number of ReadExReq miss cycles
+system.cpu.l2cache.demand_miss_latency::cpu.inst     20956000                       # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_latency::cpu.data     23608000                       # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_latency::total     44564000                       # number of demand (read+write) miss cycles
+system.cpu.l2cache.overall_miss_latency::cpu.inst     20956000                       # number of overall miss cycles
+system.cpu.l2cache.overall_miss_latency::cpu.data     23608000                       # number of overall miss cycles
+system.cpu.l2cache.overall_miss_latency::total     44564000                       # number of overall miss cycles
+system.cpu.l2cache.ReadReq_accesses::cpu.inst          403                       # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_accesses::cpu.data          315                       # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_accesses::total          718                       # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_accesses::cpu.data          139                       # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_accesses::total          139                       # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.demand_accesses::cpu.inst          403                       # number of demand (read+write) accesses
+system.cpu.l2cache.demand_accesses::cpu.data          454                       # number of demand (read+write) accesses
+system.cpu.l2cache.demand_accesses::total          857                       # number of demand (read+write) accesses
+system.cpu.l2cache.overall_accesses::cpu.inst          403                       # number of overall (read+write) accesses
+system.cpu.l2cache.overall_accesses::cpu.data          454                       # number of overall (read+write) accesses
+system.cpu.l2cache.overall_accesses::total          857                       # number of overall (read+write) accesses
+system.cpu.l2cache.ReadReq_miss_rate::cpu.inst            1                       # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::cpu.data            1                       # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::cpu.data            1                       # miss rate for ReadExReq accesses
+system.cpu.l2cache.demand_miss_rate::cpu.inst            1                       # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::cpu.data            1                       # miss rate for demand accesses
+system.cpu.l2cache.overall_miss_rate::cpu.inst            1                       # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::cpu.data            1                       # miss rate for overall accesses
+system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst        52000                       # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data        52000                       # average ReadReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data        52000                       # average ReadExReq miss latency
+system.cpu.l2cache.demand_avg_miss_latency::cpu.inst        52000                       # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::cpu.data        52000                       # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::cpu.inst        52000                       # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::cpu.data        52000                       # average overall miss latency
+system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
+system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
+system.cpu.l2cache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
+system.cpu.l2cache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
+system.cpu.l2cache.fast_writes                      0                       # number of fast writes performed
+system.cpu.l2cache.cache_copies                     0                       # number of cache copies performed
+system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst          403                       # number of ReadReq MSHR misses
+system.cpu.l2cache.ReadReq_mshr_misses::cpu.data          315                       # number of ReadReq MSHR misses
+system.cpu.l2cache.ReadReq_mshr_misses::total          718                       # number of ReadReq MSHR misses
+system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data          139                       # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadExReq_mshr_misses::total          139                       # number of ReadExReq MSHR misses
+system.cpu.l2cache.demand_mshr_misses::cpu.inst          403                       # number of demand (read+write) MSHR misses
+system.cpu.l2cache.demand_mshr_misses::cpu.data          454                       # number of demand (read+write) MSHR misses
+system.cpu.l2cache.demand_mshr_misses::total          857                       # number of demand (read+write) MSHR misses
+system.cpu.l2cache.overall_mshr_misses::cpu.inst          403                       # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_misses::cpu.data          454                       # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_misses::total          857                       # number of overall MSHR misses
+system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst     16120000                       # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data     12600000                       # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_latency::total     28720000                       # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data      5560000                       # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::total      5560000                       # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst     16120000                       # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency::cpu.data     18160000                       # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency::total     34280000                       # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst     16120000                       # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency::cpu.data     18160000                       # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency::total     34280000                       # number of overall MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
+system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst        40000                       # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data        40000                       # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data        40000                       # average ReadExReq mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst        40000                       # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data        40000                       # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst        40000                       # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data        40000                       # average overall mshr miss latency
+system.cpu.l2cache.no_allocate_misses               0                       # Number of misses that were no-allocate
 
 ---------- End Simulation Statistics   ----------
index 63867abf607b3c30ebb7de9029fa66ccca58c176..f80f1339484dca3177c95833aced6b79643eee9f 100644 (file)
@@ -1,6 +1,7 @@
 [root]
 type=Root
 children=system
+full_system=false
 time_sync_enable=false
 time_sync_period=100000000000
 time_sync_spin_threshold=100000000
@@ -8,8 +9,16 @@ time_sync_spin_threshold=100000000
 [system]
 type=System
 children=cpu0 cpu1 cpu2 cpu3 l2c membus physmem toL2Bus
+boot_osflags=a
+init_param=0
+kernel=
+load_addr_mask=1099511627775
 mem_mode=atomic
+memories=system.physmem
+num_work_ids=16
 physmem=system.physmem
+readfile=
+symbolfile=
 work_begin_ckpt_count=0
 work_begin_cpu_id_exit=-1
 work_begin_exit_count=0
@@ -17,19 +26,22 @@ work_cpus_ckpt_count=0
 work_end_ckpt_count=0
 work_end_exit_count=0
 work_item_id=-1
+system_port=system.membus.slave[1]
 
 [system.cpu0]
 type=AtomicSimpleCPU
-children=dcache dtb icache itb tracer workload
+children=dcache dtb icache interrupts itb tracer workload
 checker=Null
 clock=500
 cpu_id=0
 defer_registration=false
 do_checkpoint_insts=true
+do_quiesce=true
 do_statistics_insts=true
 dtb=system.cpu0.dtb
 function_trace=false
 function_trace_start=0
+interrupts=system.cpu0.interrupts
 itb=system.cpu0.itb
 max_insts_all_threads=0
 max_insts_any_thread=500000
@@ -37,6 +49,7 @@ max_loads_all_threads=0
 max_loads_any_thread=0
 numThreads=1
 phase=0
+profile=0
 progress_interval=0
 simulate_data_stalls=false
 simulate_inst_stalls=false
@@ -58,26 +71,19 @@ is_top_level=true
 latency=1000
 max_miss_count=0
 mshrs=4
-num_cpus=1
-prefetch_data_accesses_only=false
-prefetch_degree=1
-prefetch_latency=10000
 prefetch_on_access=false
-prefetch_past_page=false
-prefetch_policy=none
-prefetch_serial_squash=false
-prefetch_use_cpu_id=true
-prefetcher_size=100
+prefetcher=Null
 prioritizeRequests=false
 repl=Null
 size=32768
 subblock_size=0
+system=system
 tgts_per_mshr=8
 trace_addr=0
 two_queue=false
 write_buffers=8
 cpu_side=system.cpu0.dcache_port
-mem_side=system.toL2Bus.port[2]
+mem_side=system.toL2Bus.slave[1]
 
 [system.cpu0.dtb]
 type=AlphaTLB
@@ -94,26 +100,22 @@ is_top_level=true
 latency=1000
 max_miss_count=0
 mshrs=4
-num_cpus=1
-prefetch_data_accesses_only=false
-prefetch_degree=1
-prefetch_latency=10000
 prefetch_on_access=false
-prefetch_past_page=false
-prefetch_policy=none
-prefetch_serial_squash=false
-prefetch_use_cpu_id=true
-prefetcher_size=100
+prefetcher=Null
 prioritizeRequests=false
 repl=Null
 size=32768
 subblock_size=0
+system=system
 tgts_per_mshr=8
 trace_addr=0
 two_queue=false
 write_buffers=8
 cpu_side=system.cpu0.icache_port
-mem_side=system.toL2Bus.port[1]
+mem_side=system.toL2Bus.slave[0]
+
+[system.cpu0.interrupts]
+type=AlphaInterrupts
 
 [system.cpu0.itb]
 type=AlphaTLB
@@ -134,16 +136,18 @@ system=system
 
 [system.cpu1]
 type=AtomicSimpleCPU
-children=dcache dtb icache itb tracer workload
+children=dcache dtb icache interrupts itb tracer workload
 checker=Null
 clock=500
 cpu_id=1
 defer_registration=false
 do_checkpoint_insts=true
+do_quiesce=true
 do_statistics_insts=true
 dtb=system.cpu1.dtb
 function_trace=false
 function_trace_start=0
+interrupts=system.cpu1.interrupts
 itb=system.cpu1.itb
 max_insts_all_threads=0
 max_insts_any_thread=500000
@@ -151,6 +155,7 @@ max_loads_all_threads=0
 max_loads_any_thread=0
 numThreads=1
 phase=0
+profile=0
 progress_interval=0
 simulate_data_stalls=false
 simulate_inst_stalls=false
@@ -172,26 +177,19 @@ is_top_level=true
 latency=1000
 max_miss_count=0
 mshrs=4
-num_cpus=1
-prefetch_data_accesses_only=false
-prefetch_degree=1
-prefetch_latency=10000
 prefetch_on_access=false
-prefetch_past_page=false
-prefetch_policy=none
-prefetch_serial_squash=false
-prefetch_use_cpu_id=true
-prefetcher_size=100
+prefetcher=Null
 prioritizeRequests=false
 repl=Null
 size=32768
 subblock_size=0
+system=system
 tgts_per_mshr=8
 trace_addr=0
 two_queue=false
 write_buffers=8
 cpu_side=system.cpu1.dcache_port
-mem_side=system.toL2Bus.port[4]
+mem_side=system.toL2Bus.slave[3]
 
 [system.cpu1.dtb]
 type=AlphaTLB
@@ -208,26 +206,22 @@ is_top_level=true
 latency=1000
 max_miss_count=0
 mshrs=4
-num_cpus=1
-prefetch_data_accesses_only=false
-prefetch_degree=1
-prefetch_latency=10000
 prefetch_on_access=false
-prefetch_past_page=false
-prefetch_policy=none
-prefetch_serial_squash=false
-prefetch_use_cpu_id=true
-prefetcher_size=100
+prefetcher=Null
 prioritizeRequests=false
 repl=Null
 size=32768
 subblock_size=0
+system=system
 tgts_per_mshr=8
 trace_addr=0
 two_queue=false
 write_buffers=8
 cpu_side=system.cpu1.icache_port
-mem_side=system.toL2Bus.port[3]
+mem_side=system.toL2Bus.slave[2]
+
+[system.cpu1.interrupts]
+type=AlphaInterrupts
 
 [system.cpu1.itb]
 type=AlphaTLB
@@ -248,16 +242,18 @@ system=system
 
 [system.cpu2]
 type=AtomicSimpleCPU
-children=dcache dtb icache itb tracer workload
+children=dcache dtb icache interrupts itb tracer workload
 checker=Null
 clock=500
 cpu_id=2
 defer_registration=false
 do_checkpoint_insts=true
+do_quiesce=true
 do_statistics_insts=true
 dtb=system.cpu2.dtb
 function_trace=false
 function_trace_start=0
+interrupts=system.cpu2.interrupts
 itb=system.cpu2.itb
 max_insts_all_threads=0
 max_insts_any_thread=500000
@@ -265,6 +261,7 @@ max_loads_all_threads=0
 max_loads_any_thread=0
 numThreads=1
 phase=0
+profile=0
 progress_interval=0
 simulate_data_stalls=false
 simulate_inst_stalls=false
@@ -286,26 +283,19 @@ is_top_level=true
 latency=1000
 max_miss_count=0
 mshrs=4
-num_cpus=1
-prefetch_data_accesses_only=false
-prefetch_degree=1
-prefetch_latency=10000
 prefetch_on_access=false
-prefetch_past_page=false
-prefetch_policy=none
-prefetch_serial_squash=false
-prefetch_use_cpu_id=true
-prefetcher_size=100
+prefetcher=Null
 prioritizeRequests=false
 repl=Null
 size=32768
 subblock_size=0
+system=system
 tgts_per_mshr=8
 trace_addr=0
 two_queue=false
 write_buffers=8
 cpu_side=system.cpu2.dcache_port
-mem_side=system.toL2Bus.port[6]
+mem_side=system.toL2Bus.slave[5]
 
 [system.cpu2.dtb]
 type=AlphaTLB
@@ -322,26 +312,22 @@ is_top_level=true
 latency=1000
 max_miss_count=0
 mshrs=4
-num_cpus=1
-prefetch_data_accesses_only=false
-prefetch_degree=1
-prefetch_latency=10000
 prefetch_on_access=false
-prefetch_past_page=false
-prefetch_policy=none
-prefetch_serial_squash=false
-prefetch_use_cpu_id=true
-prefetcher_size=100
+prefetcher=Null
 prioritizeRequests=false
 repl=Null
 size=32768
 subblock_size=0
+system=system
 tgts_per_mshr=8
 trace_addr=0
 two_queue=false
 write_buffers=8
 cpu_side=system.cpu2.icache_port
-mem_side=system.toL2Bus.port[5]
+mem_side=system.toL2Bus.slave[4]
+
+[system.cpu2.interrupts]
+type=AlphaInterrupts
 
 [system.cpu2.itb]
 type=AlphaTLB
@@ -362,16 +348,18 @@ system=system
 
 [system.cpu3]
 type=AtomicSimpleCPU
-children=dcache dtb icache itb tracer workload
+children=dcache dtb icache interrupts itb tracer workload
 checker=Null
 clock=500
 cpu_id=3
 defer_registration=false
 do_checkpoint_insts=true
+do_quiesce=true
 do_statistics_insts=true
 dtb=system.cpu3.dtb
 function_trace=false
 function_trace_start=0
+interrupts=system.cpu3.interrupts
 itb=system.cpu3.itb
 max_insts_all_threads=0
 max_insts_any_thread=500000
@@ -379,6 +367,7 @@ max_loads_all_threads=0
 max_loads_any_thread=0
 numThreads=1
 phase=0
+profile=0
 progress_interval=0
 simulate_data_stalls=false
 simulate_inst_stalls=false
@@ -400,26 +389,19 @@ is_top_level=true
 latency=1000
 max_miss_count=0
 mshrs=4
-num_cpus=1
-prefetch_data_accesses_only=false
-prefetch_degree=1
-prefetch_latency=10000
 prefetch_on_access=false
-prefetch_past_page=false
-prefetch_policy=none
-prefetch_serial_squash=false
-prefetch_use_cpu_id=true
-prefetcher_size=100
+prefetcher=Null
 prioritizeRequests=false
 repl=Null
 size=32768
 subblock_size=0
+system=system
 tgts_per_mshr=8
 trace_addr=0
 two_queue=false
 write_buffers=8
 cpu_side=system.cpu3.dcache_port
-mem_side=system.toL2Bus.port[8]
+mem_side=system.toL2Bus.slave[7]
 
 [system.cpu3.dtb]
 type=AlphaTLB
@@ -436,26 +418,22 @@ is_top_level=true
 latency=1000
 max_miss_count=0
 mshrs=4
-num_cpus=1
-prefetch_data_accesses_only=false
-prefetch_degree=1
-prefetch_latency=10000
 prefetch_on_access=false
-prefetch_past_page=false
-prefetch_policy=none
-prefetch_serial_squash=false
-prefetch_use_cpu_id=true
-prefetcher_size=100
+prefetcher=Null
 prioritizeRequests=false
 repl=Null
 size=32768
 subblock_size=0
+system=system
 tgts_per_mshr=8
 trace_addr=0
 two_queue=false
 write_buffers=8
 cpu_side=system.cpu3.icache_port
-mem_side=system.toL2Bus.port[7]
+mem_side=system.toL2Bus.slave[6]
+
+[system.cpu3.interrupts]
+type=AlphaInterrupts
 
 [system.cpu3.itb]
 type=AlphaTLB
@@ -485,26 +463,19 @@ is_top_level=false
 latency=10000
 max_miss_count=0
 mshrs=92
-num_cpus=4
-prefetch_data_accesses_only=false
-prefetch_degree=1
-prefetch_latency=100000
 prefetch_on_access=false
-prefetch_past_page=false
-prefetch_policy=none
-prefetch_serial_squash=false
-prefetch_use_cpu_id=true
-prefetcher_size=100
+prefetcher=Null
 prioritizeRequests=false
 repl=Null
 size=4194304
 subblock_size=0
+system=system
 tgts_per_mshr=16
 trace_addr=0
 two_queue=false
 write_buffers=8
-cpu_side=system.toL2Bus.port[0]
-mem_side=system.membus.port[0]
+cpu_side=system.toL2Bus.master[0]
+mem_side=system.membus.slave[0]
 
 [system.membus]
 type=Bus
@@ -514,7 +485,8 @@ clock=1000
 header_cycles=1
 use_default_range=false
 width=64
-port=system.l2c.mem_side system.physmem.port[0]
+master=system.physmem.port[0]
+slave=system.l2c.mem_side system.system_port
 
 [system.physmem]
 type=PhysicalMemory
@@ -524,7 +496,7 @@ latency_var=0
 null=false
 range=0:1073741823
 zero=false
-port=system.membus.port[1]
+port=system.membus.master[0]
 
 [system.toL2Bus]
 type=Bus
@@ -534,5 +506,6 @@ clock=1000
 header_cycles=1
 use_default_range=false
 width=64
-port=system.l2c.cpu_side system.cpu0.icache.mem_side system.cpu0.dcache.mem_side system.cpu1.icache.mem_side system.cpu1.dcache.mem_side system.cpu2.icache.mem_side system.cpu2.dcache.mem_side system.cpu3.icache.mem_side system.cpu3.dcache.mem_side
+master=system.l2c.cpu_side
+slave=system.cpu0.icache.mem_side system.cpu0.dcache.mem_side system.cpu1.icache.mem_side system.cpu1.dcache.mem_side system.cpu2.icache.mem_side system.cpu2.dcache.mem_side system.cpu3.icache.mem_side system.cpu3.dcache.mem_side
 
index c3b5cc9378e6fb6c2165835f0ead501b7e559ef5..8b296506eceedb32d787a409aa4698338cee9a06 100755 (executable)
@@ -1,12 +1,10 @@
 warn: Sockets disabled, not accepting gdb connections
-For more information see: http://www.m5sim.org/warn/d946bea6
-warn: Prefetch instrutions is Alpha do not do anything
-For more information see: http://www.m5sim.org/warn/3e0eccba
-warn: Prefetch instrutions is Alpha do not do anything
-For more information see: http://www.m5sim.org/warn/3e0eccba
+warn: Prefetch instructions in Alpha do not do anything
+warn: Prefetch instructions in Alpha do not do anything
 hack: be nice to actually delete the event here
 
 gzip: stdout: Broken pipe
-stdout: Broken pipe
+
+gzip: stdout: Broken pipe
 
 gzip: stdout: Broken pipe
index 6bbd017e97bd835422d4dbe61b394445a1ab66a5..9e07934a05b49150d49a0ef7f23c0e64cde6ebed 100755 (executable)
@@ -1,14 +1,10 @@
-M5 Simulator System
+gem5 Simulator System.  http://gem5.org
+gem5 is copyrighted software; use the --copyright option for details.
 
-Copyright (c) 2001-2008
-The Regents of The University of Michigan
-All Rights Reserved
-
-
-M5 compiled Apr 19 2011 11:52:53
-M5 started Apr 19 2011 11:58:24
-M5 executing on maize
-command line: build/ALPHA_SE/m5.fast -d build/ALPHA_SE/tests/fast/quick/30.eio-mp/alpha/eio/simple-atomic-mp -re tests/run.py build/ALPHA_SE/tests/fast/quick/30.eio-mp/alpha/eio/simple-atomic-mp
+gem5 compiled Feb 29 2012 00:47:21
+gem5 started Feb 29 2012 00:51:57
+gem5 executing on zizzer
+command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/quick/se/30.eio-mp/alpha/eio/simple-atomic-mp -re tests/run.py build/ALPHA/tests/opt/quick/se/30.eio-mp/alpha/eio/simple-atomic-mp
 Global frequency set at 1000000000000 ticks per second
 info: Entering event queue @ 0.  Starting simulation...
 main dictionary has 1245 entries
index f73f5744f3d8098da8870ee5774f6287198e590d..8880fe95209ef8c153e179b411187944eb44ac8b 100644 (file)
 
 ---------- Begin Simulation Statistics ----------
-host_inst_rate                                5241411                       # Simulator instruction rate (inst/s)
-host_mem_usage                                1126944                       # Number of bytes of host memory used
-host_seconds                                     0.38                       # Real time elapsed on the host
-host_tick_rate                              654880397                       # Simulator tick rate (ticks/s)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-sim_insts                                     2000004                       # Number of instructions simulated
 sim_seconds                                  0.000250                       # Number of seconds simulated
 sim_ticks                                   250015500                       # Number of ticks simulated
-system.cpu0.dcache.ReadReq_accesses            124435                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.ReadReq_hits                124111                       # number of ReadReq hits
-system.cpu0.dcache.ReadReq_miss_rate         0.002604                       # miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_misses                 324                       # number of ReadReq misses
-system.cpu0.dcache.WriteReq_accesses            56340                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_hits                56201                       # number of WriteReq hits
-system.cpu0.dcache.WriteReq_miss_rate        0.002467                       # miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_misses                139                       # number of WriteReq misses
-system.cpu0.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
-system.cpu0.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
-system.cpu0.dcache.avg_refs                389.442765                       # Average number of references to valid blocks.
-system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
-system.cpu0.dcache.demand_accesses             180775                       # number of demand (read+write) accesses
-system.cpu0.dcache.demand_avg_miss_latency            0                       # average overall miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
-system.cpu0.dcache.demand_hits                 180312                       # number of demand (read+write) hits
-system.cpu0.dcache.demand_miss_latency              0                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.demand_miss_rate          0.002561                       # miss rate for demand accesses
-system.cpu0.dcache.demand_misses                  463                       # number of demand (read+write) misses
-system.cpu0.dcache.demand_mshr_hits                 0                       # number of demand (read+write) MSHR hits
-system.cpu0.dcache.demand_mshr_miss_latency            0                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_rate            0                       # mshr miss rate for demand accesses
-system.cpu0.dcache.demand_mshr_misses               0                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
-system.cpu0.dcache.mshr_cap_events                  0                       # number of times MSHR cap was activated
-system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
-system.cpu0.dcache.occ_blocks::0           276.872320                       # Average occupied blocks per context
-system.cpu0.dcache.occ_percent::0            0.540766                       # Average percentage of cache occupancy
-system.cpu0.dcache.overall_accesses            180775                       # number of overall (read+write) accesses
-system.cpu0.dcache.overall_avg_miss_latency            0                       # average overall miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
-system.cpu0.dcache.overall_hits                180312                       # number of overall hits
-system.cpu0.dcache.overall_miss_latency             0                       # number of overall miss cycles
-system.cpu0.dcache.overall_miss_rate         0.002561                       # miss rate for overall accesses
-system.cpu0.dcache.overall_misses                 463                       # number of overall misses
-system.cpu0.dcache.overall_mshr_hits                0                       # number of overall MSHR hits
-system.cpu0.dcache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_rate            0                       # mshr miss rate for overall accesses
-system.cpu0.dcache.overall_mshr_misses              0                       # number of overall MSHR misses
-system.cpu0.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
-system.cpu0.dcache.replacements                    61                       # number of replacements
-system.cpu0.dcache.sampled_refs                   463                       # Sample count of references to valid blocks.
-system.cpu0.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
-system.cpu0.dcache.tagsinuse               276.872320                       # Cycle average of tags in use
-system.cpu0.dcache.total_refs                  180312                       # Total number of references to valid blocks.
-system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
-system.cpu0.dcache.writebacks                      29                       # number of writebacks
-system.cpu0.dtb.data_accesses                  180793                       # DTB accesses
-system.cpu0.dtb.data_acv                            0                       # DTB access violations
-system.cpu0.dtb.data_hits                      180775                       # DTB hits
-system.cpu0.dtb.data_misses                        18                       # DTB misses
-system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
-system.cpu0.dtb.fetch_acv                           0                       # ITB acv
+final_tick                                  250015500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+sim_freq                                 1000000000000                       # Frequency of simulated ticks
+host_inst_rate                                3384594                       # Simulator instruction rate (inst/s)
+host_op_rate                                  3384489                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                              423074550                       # Simulator tick rate (ticks/s)
+host_mem_usage                                1140672                       # Number of bytes of host memory used
+host_seconds                                     0.59                       # Real time elapsed on the host
+sim_insts                                     2000004                       # Number of instructions simulated
+sim_ops                                       2000004                       # Number of ops (including micro ops) simulated
+system.physmem.bytes_read                      219392                       # Number of bytes read from this memory
+system.physmem.bytes_inst_read                 103168                       # Number of instructions bytes read from this memory
+system.physmem.bytes_written                        0                       # Number of bytes written to this memory
+system.physmem.num_reads                         3428                       # Number of read requests responded to by this memory
+system.physmem.num_writes                           0                       # Number of write requests responded to by this memory
+system.physmem.num_other                            0                       # Number of other requests responded to by this memory
+system.physmem.bw_read                      877513594                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read                 412646416                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_total                     877513594                       # Total bandwidth to/from this memory (bytes/s)
 system.cpu0.dtb.fetch_hits                          0                       # ITB hits
 system.cpu0.dtb.fetch_misses                        0                       # ITB misses
-system.cpu0.dtb.read_accesses                  124443                       # DTB read accesses
-system.cpu0.dtb.read_acv                            0                       # DTB read access violations
+system.cpu0.dtb.fetch_acv                           0                       # ITB acv
+system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
 system.cpu0.dtb.read_hits                      124435                       # DTB read hits
 system.cpu0.dtb.read_misses                         8                       # DTB read misses
-system.cpu0.dtb.write_accesses                  56350                       # DTB write accesses
-system.cpu0.dtb.write_acv                           0                       # DTB write access violations
+system.cpu0.dtb.read_acv                            0                       # DTB read access violations
+system.cpu0.dtb.read_accesses                  124443                       # DTB read accesses
 system.cpu0.dtb.write_hits                      56340                       # DTB write hits
 system.cpu0.dtb.write_misses                       10                       # DTB write misses
-system.cpu0.icache.ReadReq_accesses            500019                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.ReadReq_hits                499556                       # number of ReadReq hits
-system.cpu0.icache.ReadReq_miss_rate         0.000926                       # miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_misses                 463                       # number of ReadReq misses
-system.cpu0.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
-system.cpu0.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
-system.cpu0.icache.avg_refs               1078.954644                       # Average number of references to valid blocks.
-system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
-system.cpu0.icache.demand_accesses             500019                       # number of demand (read+write) accesses
-system.cpu0.icache.demand_avg_miss_latency            0                       # average overall miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
-system.cpu0.icache.demand_hits                 499556                       # number of demand (read+write) hits
-system.cpu0.icache.demand_miss_latency              0                       # number of demand (read+write) miss cycles
-system.cpu0.icache.demand_miss_rate          0.000926                       # miss rate for demand accesses
-system.cpu0.icache.demand_misses                  463                       # number of demand (read+write) misses
-system.cpu0.icache.demand_mshr_hits                 0                       # number of demand (read+write) MSHR hits
-system.cpu0.icache.demand_mshr_miss_latency            0                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_rate            0                       # mshr miss rate for demand accesses
-system.cpu0.icache.demand_mshr_misses               0                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
-system.cpu0.icache.mshr_cap_events                  0                       # number of times MSHR cap was activated
-system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
-system.cpu0.icache.occ_blocks::0           218.086151                       # Average occupied blocks per context
-system.cpu0.icache.occ_percent::0            0.425950                       # Average percentage of cache occupancy
-system.cpu0.icache.overall_accesses            500019                       # number of overall (read+write) accesses
-system.cpu0.icache.overall_avg_miss_latency            0                       # average overall miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
-system.cpu0.icache.overall_hits                499556                       # number of overall hits
-system.cpu0.icache.overall_miss_latency             0                       # number of overall miss cycles
-system.cpu0.icache.overall_miss_rate         0.000926                       # miss rate for overall accesses
-system.cpu0.icache.overall_misses                 463                       # number of overall misses
-system.cpu0.icache.overall_mshr_hits                0                       # number of overall MSHR hits
-system.cpu0.icache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_rate            0                       # mshr miss rate for overall accesses
-system.cpu0.icache.overall_mshr_misses              0                       # number of overall MSHR misses
-system.cpu0.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
-system.cpu0.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
-system.cpu0.icache.replacements                   152                       # number of replacements
-system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
-system.cpu0.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
-system.cpu0.icache.tagsinuse               218.086151                       # Cycle average of tags in use
-system.cpu0.icache.total_refs                  499556                       # Total number of references to valid blocks.
-system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
-system.cpu0.icache.writebacks                       0                       # number of writebacks
-system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
-system.cpu0.itb.data_accesses                       0                       # DTB accesses
-system.cpu0.itb.data_acv                            0                       # DTB access violations
-system.cpu0.itb.data_hits                           0                       # DTB hits
-system.cpu0.itb.data_misses                         0                       # DTB misses
-system.cpu0.itb.fetch_accesses                 500032                       # ITB accesses
-system.cpu0.itb.fetch_acv                           0                       # ITB acv
+system.cpu0.dtb.write_acv                           0                       # DTB write access violations
+system.cpu0.dtb.write_accesses                  56350                       # DTB write accesses
+system.cpu0.dtb.data_hits                      180775                       # DTB hits
+system.cpu0.dtb.data_misses                        18                       # DTB misses
+system.cpu0.dtb.data_acv                            0                       # DTB access violations
+system.cpu0.dtb.data_accesses                  180793                       # DTB accesses
 system.cpu0.itb.fetch_hits                     500019                       # ITB hits
 system.cpu0.itb.fetch_misses                       13                       # ITB misses
-system.cpu0.itb.read_accesses                       0                       # DTB read accesses
-system.cpu0.itb.read_acv                            0                       # DTB read access violations
+system.cpu0.itb.fetch_acv                           0                       # ITB acv
+system.cpu0.itb.fetch_accesses                 500032                       # ITB accesses
 system.cpu0.itb.read_hits                           0                       # DTB read hits
 system.cpu0.itb.read_misses                         0                       # DTB read misses
-system.cpu0.itb.write_accesses                      0                       # DTB write accesses
-system.cpu0.itb.write_acv                           0                       # DTB write access violations
+system.cpu0.itb.read_acv                            0                       # DTB read access violations
+system.cpu0.itb.read_accesses                       0                       # DTB read accesses
 system.cpu0.itb.write_hits                          0                       # DTB write hits
 system.cpu0.itb.write_misses                        0                       # DTB write misses
-system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
+system.cpu0.itb.write_acv                           0                       # DTB write access violations
+system.cpu0.itb.write_accesses                      0                       # DTB write accesses
+system.cpu0.itb.data_hits                           0                       # DTB hits
+system.cpu0.itb.data_misses                         0                       # DTB misses
+system.cpu0.itb.data_acv                            0                       # DTB access violations
+system.cpu0.itb.data_accesses                       0                       # DTB accesses
+system.cpu0.workload.num_syscalls                  18                       # Number of system calls
 system.cpu0.numCycles                          500032                       # number of cpu cycles simulated
-system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
 system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
-system.cpu0.num_busy_cycles                    500032                       # Number of busy cycles
-system.cpu0.num_conditional_control_insts        38180                       # number of instructions that are conditional controls
+system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
+system.cpu0.committedInsts                     500001                       # Number of instructions committed
+system.cpu0.committedOps                       500001                       # Number of ops (including micro ops) committed
+system.cpu0.num_int_alu_accesses               474689                       # Number of integer alu accesses
 system.cpu0.num_fp_alu_accesses                    32                       # Number of float alu accesses
-system.cpu0.num_fp_insts                           32                       # number of float instructions
-system.cpu0.num_fp_register_reads                  32                       # number of times the floating registers were read
-system.cpu0.num_fp_register_writes                 16                       # number of times the floating registers were written
 system.cpu0.num_func_calls                      14357                       # number of times a function call or return occured
-system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
-system.cpu0.num_insts                          500001                       # Number of instructions executed
-system.cpu0.num_int_alu_accesses               474689                       # Number of integer alu accesses
+system.cpu0.num_conditional_control_insts        38180                       # number of instructions that are conditional controls
 system.cpu0.num_int_insts                      474689                       # number of integer instructions
+system.cpu0.num_fp_insts                           32                       # number of float instructions
 system.cpu0.num_int_register_reads             654286                       # number of times the integer registers were read
 system.cpu0.num_int_register_writes            371542                       # number of times the integer registers were written
-system.cpu0.num_load_insts                     124443                       # Number of load instructions
+system.cpu0.num_fp_register_reads                  32                       # number of times the floating registers were read
+system.cpu0.num_fp_register_writes                 16                       # number of times the floating registers were written
 system.cpu0.num_mem_refs                       180793                       # number of memory refs
+system.cpu0.num_load_insts                     124443                       # Number of load instructions
 system.cpu0.num_store_insts                     56350                       # Number of store instructions
-system.cpu0.workload.num_syscalls                  18                       # Number of system calls
-system.cpu1.dcache.ReadReq_accesses            124435                       # number of ReadReq accesses(hits+misses)
-system.cpu1.dcache.ReadReq_hits                124111                       # number of ReadReq hits
-system.cpu1.dcache.ReadReq_miss_rate         0.002604                       # miss rate for ReadReq accesses
-system.cpu1.dcache.ReadReq_misses                 324                       # number of ReadReq misses
-system.cpu1.dcache.WriteReq_accesses            56340                       # number of WriteReq accesses(hits+misses)
-system.cpu1.dcache.WriteReq_hits                56201                       # number of WriteReq hits
-system.cpu1.dcache.WriteReq_miss_rate        0.002467                       # miss rate for WriteReq accesses
-system.cpu1.dcache.WriteReq_misses                139                       # number of WriteReq misses
-system.cpu1.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
-system.cpu1.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
-system.cpu1.dcache.avg_refs                389.442765                       # Average number of references to valid blocks.
-system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
-system.cpu1.dcache.demand_accesses             180775                       # number of demand (read+write) accesses
-system.cpu1.dcache.demand_avg_miss_latency            0                       # average overall miss latency
-system.cpu1.dcache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
-system.cpu1.dcache.demand_hits                 180312                       # number of demand (read+write) hits
-system.cpu1.dcache.demand_miss_latency              0                       # number of demand (read+write) miss cycles
-system.cpu1.dcache.demand_miss_rate          0.002561                       # miss rate for demand accesses
-system.cpu1.dcache.demand_misses                  463                       # number of demand (read+write) misses
-system.cpu1.dcache.demand_mshr_hits                 0                       # number of demand (read+write) MSHR hits
-system.cpu1.dcache.demand_mshr_miss_latency            0                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.dcache.demand_mshr_miss_rate            0                       # mshr miss rate for demand accesses
-system.cpu1.dcache.demand_mshr_misses               0                       # number of demand (read+write) MSHR misses
-system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
-system.cpu1.dcache.mshr_cap_events                  0                       # number of times MSHR cap was activated
-system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
-system.cpu1.dcache.occ_blocks::0           276.872320                       # Average occupied blocks per context
-system.cpu1.dcache.occ_percent::0            0.540766                       # Average percentage of cache occupancy
-system.cpu1.dcache.overall_accesses            180775                       # number of overall (read+write) accesses
-system.cpu1.dcache.overall_avg_miss_latency            0                       # average overall miss latency
-system.cpu1.dcache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
-system.cpu1.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
-system.cpu1.dcache.overall_hits                180312                       # number of overall hits
-system.cpu1.dcache.overall_miss_latency             0                       # number of overall miss cycles
-system.cpu1.dcache.overall_miss_rate         0.002561                       # miss rate for overall accesses
-system.cpu1.dcache.overall_misses                 463                       # number of overall misses
-system.cpu1.dcache.overall_mshr_hits                0                       # number of overall MSHR hits
-system.cpu1.dcache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
-system.cpu1.dcache.overall_mshr_miss_rate            0                       # mshr miss rate for overall accesses
-system.cpu1.dcache.overall_mshr_misses              0                       # number of overall MSHR misses
-system.cpu1.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
-system.cpu1.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
-system.cpu1.dcache.replacements                    61                       # number of replacements
-system.cpu1.dcache.sampled_refs                   463                       # Sample count of references to valid blocks.
-system.cpu1.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
-system.cpu1.dcache.tagsinuse               276.872320                       # Cycle average of tags in use
-system.cpu1.dcache.total_refs                  180312                       # Total number of references to valid blocks.
-system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
-system.cpu1.dcache.writebacks                      29                       # number of writebacks
-system.cpu1.dtb.data_accesses                  180793                       # DTB accesses
-system.cpu1.dtb.data_acv                            0                       # DTB access violations
-system.cpu1.dtb.data_hits                      180775                       # DTB hits
-system.cpu1.dtb.data_misses                        18                       # DTB misses
-system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
-system.cpu1.dtb.fetch_acv                           0                       # ITB acv
+system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
+system.cpu0.num_busy_cycles                    500032                       # Number of busy cycles
+system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
+system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
+system.cpu0.icache.replacements                   152                       # number of replacements
+system.cpu0.icache.tagsinuse               218.086151                       # Cycle average of tags in use
+system.cpu0.icache.total_refs                  499556                       # Total number of references to valid blocks.
+system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
+system.cpu0.icache.avg_refs               1078.954644                       # Average number of references to valid blocks.
+system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
+system.cpu0.icache.occ_blocks::cpu0.inst   218.086151                       # Average occupied blocks per requestor
+system.cpu0.icache.occ_percent::cpu0.inst     0.425950                       # Average percentage of cache occupancy
+system.cpu0.icache.occ_percent::total        0.425950                       # Average percentage of cache occupancy
+system.cpu0.icache.ReadReq_hits::cpu0.inst       499556                       # number of ReadReq hits
+system.cpu0.icache.ReadReq_hits::total         499556                       # number of ReadReq hits
+system.cpu0.icache.demand_hits::cpu0.inst       499556                       # number of demand (read+write) hits
+system.cpu0.icache.demand_hits::total          499556                       # number of demand (read+write) hits
+system.cpu0.icache.overall_hits::cpu0.inst       499556                       # number of overall hits
+system.cpu0.icache.overall_hits::total         499556                       # number of overall hits
+system.cpu0.icache.ReadReq_misses::cpu0.inst          463                       # number of ReadReq misses
+system.cpu0.icache.ReadReq_misses::total          463                       # number of ReadReq misses
+system.cpu0.icache.demand_misses::cpu0.inst          463                       # number of demand (read+write) misses
+system.cpu0.icache.demand_misses::total           463                       # number of demand (read+write) misses
+system.cpu0.icache.overall_misses::cpu0.inst          463                       # number of overall misses
+system.cpu0.icache.overall_misses::total          463                       # number of overall misses
+system.cpu0.icache.ReadReq_accesses::cpu0.inst       500019                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_accesses::total       500019                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.demand_accesses::cpu0.inst       500019                       # number of demand (read+write) accesses
+system.cpu0.icache.demand_accesses::total       500019                       # number of demand (read+write) accesses
+system.cpu0.icache.overall_accesses::cpu0.inst       500019                       # number of overall (read+write) accesses
+system.cpu0.icache.overall_accesses::total       500019                       # number of overall (read+write) accesses
+system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000926                       # miss rate for ReadReq accesses
+system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000926                       # miss rate for demand accesses
+system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000926                       # miss rate for overall accesses
+system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
+system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
+system.cpu0.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
+system.cpu0.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
+system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
+system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
+system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
+system.cpu0.dcache.replacements                    61                       # number of replacements
+system.cpu0.dcache.tagsinuse               276.872320                       # Cycle average of tags in use
+system.cpu0.dcache.total_refs                  180312                       # Total number of references to valid blocks.
+system.cpu0.dcache.sampled_refs                   463                       # Sample count of references to valid blocks.
+system.cpu0.dcache.avg_refs                389.442765                       # Average number of references to valid blocks.
+system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
+system.cpu0.dcache.occ_blocks::cpu0.data   276.872320                       # Average occupied blocks per requestor
+system.cpu0.dcache.occ_percent::cpu0.data     0.540766                       # Average percentage of cache occupancy
+system.cpu0.dcache.occ_percent::total        0.540766                       # Average percentage of cache occupancy
+system.cpu0.dcache.ReadReq_hits::cpu0.data       124111                       # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::total         124111                       # number of ReadReq hits
+system.cpu0.dcache.WriteReq_hits::cpu0.data        56201                       # number of WriteReq hits
+system.cpu0.dcache.WriteReq_hits::total         56201                       # number of WriteReq hits
+system.cpu0.dcache.demand_hits::cpu0.data       180312                       # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::total          180312                       # number of demand (read+write) hits
+system.cpu0.dcache.overall_hits::cpu0.data       180312                       # number of overall hits
+system.cpu0.dcache.overall_hits::total         180312                       # number of overall hits
+system.cpu0.dcache.ReadReq_misses::cpu0.data          324                       # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::total          324                       # number of ReadReq misses
+system.cpu0.dcache.WriteReq_misses::cpu0.data          139                       # number of WriteReq misses
+system.cpu0.dcache.WriteReq_misses::total          139                       # number of WriteReq misses
+system.cpu0.dcache.demand_misses::cpu0.data          463                       # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::total           463                       # number of demand (read+write) misses
+system.cpu0.dcache.overall_misses::cpu0.data          463                       # number of overall misses
+system.cpu0.dcache.overall_misses::total          463                       # number of overall misses
+system.cpu0.dcache.ReadReq_accesses::cpu0.data       124435                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_accesses::total       124435                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::cpu0.data        56340                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::total        56340                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.demand_accesses::cpu0.data       180775                       # number of demand (read+write) accesses
+system.cpu0.dcache.demand_accesses::total       180775                       # number of demand (read+write) accesses
+system.cpu0.dcache.overall_accesses::cpu0.data       180775                       # number of overall (read+write) accesses
+system.cpu0.dcache.overall_accesses::total       180775                       # number of overall (read+write) accesses
+system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.002604                       # miss rate for ReadReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.002467                       # miss rate for WriteReq accesses
+system.cpu0.dcache.demand_miss_rate::cpu0.data     0.002561                       # miss rate for demand accesses
+system.cpu0.dcache.overall_miss_rate::cpu0.data     0.002561                       # miss rate for overall accesses
+system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
+system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
+system.cpu0.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
+system.cpu0.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
+system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
+system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
+system.cpu0.dcache.writebacks::writebacks           29                       # number of writebacks
+system.cpu0.dcache.writebacks::total               29                       # number of writebacks
+system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
 system.cpu1.dtb.fetch_hits                          0                       # ITB hits
 system.cpu1.dtb.fetch_misses                        0                       # ITB misses
-system.cpu1.dtb.read_accesses                  124443                       # DTB read accesses
-system.cpu1.dtb.read_acv                            0                       # DTB read access violations
+system.cpu1.dtb.fetch_acv                           0                       # ITB acv
+system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
 system.cpu1.dtb.read_hits                      124435                       # DTB read hits
 system.cpu1.dtb.read_misses                         8                       # DTB read misses
-system.cpu1.dtb.write_accesses                  56350                       # DTB write accesses
-system.cpu1.dtb.write_acv                           0                       # DTB write access violations
+system.cpu1.dtb.read_acv                            0                       # DTB read access violations
+system.cpu1.dtb.read_accesses                  124443                       # DTB read accesses
 system.cpu1.dtb.write_hits                      56340                       # DTB write hits
 system.cpu1.dtb.write_misses                       10                       # DTB write misses
-system.cpu1.icache.ReadReq_accesses            500019                       # number of ReadReq accesses(hits+misses)
-system.cpu1.icache.ReadReq_hits                499556                       # number of ReadReq hits
-system.cpu1.icache.ReadReq_miss_rate         0.000926                       # miss rate for ReadReq accesses
-system.cpu1.icache.ReadReq_misses                 463                       # number of ReadReq misses
-system.cpu1.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
-system.cpu1.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
-system.cpu1.icache.avg_refs               1078.954644                       # Average number of references to valid blocks.
-system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
-system.cpu1.icache.demand_accesses             500019                       # number of demand (read+write) accesses
-system.cpu1.icache.demand_avg_miss_latency            0                       # average overall miss latency
-system.cpu1.icache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
-system.cpu1.icache.demand_hits                 499556                       # number of demand (read+write) hits
-system.cpu1.icache.demand_miss_latency              0                       # number of demand (read+write) miss cycles
-system.cpu1.icache.demand_miss_rate          0.000926                       # miss rate for demand accesses
-system.cpu1.icache.demand_misses                  463                       # number of demand (read+write) misses
-system.cpu1.icache.demand_mshr_hits                 0                       # number of demand (read+write) MSHR hits
-system.cpu1.icache.demand_mshr_miss_latency            0                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.icache.demand_mshr_miss_rate            0                       # mshr miss rate for demand accesses
-system.cpu1.icache.demand_mshr_misses               0                       # number of demand (read+write) MSHR misses
-system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
-system.cpu1.icache.mshr_cap_events                  0                       # number of times MSHR cap was activated
-system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
-system.cpu1.icache.occ_blocks::0           218.086151                       # Average occupied blocks per context
-system.cpu1.icache.occ_percent::0            0.425950                       # Average percentage of cache occupancy
-system.cpu1.icache.overall_accesses            500019                       # number of overall (read+write) accesses
-system.cpu1.icache.overall_avg_miss_latency            0                       # average overall miss latency
-system.cpu1.icache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
-system.cpu1.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
-system.cpu1.icache.overall_hits                499556                       # number of overall hits
-system.cpu1.icache.overall_miss_latency             0                       # number of overall miss cycles
-system.cpu1.icache.overall_miss_rate         0.000926                       # miss rate for overall accesses
-system.cpu1.icache.overall_misses                 463                       # number of overall misses
-system.cpu1.icache.overall_mshr_hits                0                       # number of overall MSHR hits
-system.cpu1.icache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
-system.cpu1.icache.overall_mshr_miss_rate            0                       # mshr miss rate for overall accesses
-system.cpu1.icache.overall_mshr_misses              0                       # number of overall MSHR misses
-system.cpu1.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
-system.cpu1.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
-system.cpu1.icache.replacements                   152                       # number of replacements
-system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
-system.cpu1.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
-system.cpu1.icache.tagsinuse               218.086151                       # Cycle average of tags in use
-system.cpu1.icache.total_refs                  499556                       # Total number of references to valid blocks.
-system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
-system.cpu1.icache.writebacks                       0                       # number of writebacks
-system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
-system.cpu1.itb.data_accesses                       0                       # DTB accesses
-system.cpu1.itb.data_acv                            0                       # DTB access violations
-system.cpu1.itb.data_hits                           0                       # DTB hits
-system.cpu1.itb.data_misses                         0                       # DTB misses
-system.cpu1.itb.fetch_accesses                 500032                       # ITB accesses
-system.cpu1.itb.fetch_acv                           0                       # ITB acv
+system.cpu1.dtb.write_acv                           0                       # DTB write access violations
+system.cpu1.dtb.write_accesses                  56350                       # DTB write accesses
+system.cpu1.dtb.data_hits                      180775                       # DTB hits
+system.cpu1.dtb.data_misses                        18                       # DTB misses
+system.cpu1.dtb.data_acv                            0                       # DTB access violations
+system.cpu1.dtb.data_accesses                  180793                       # DTB accesses
 system.cpu1.itb.fetch_hits                     500019                       # ITB hits
 system.cpu1.itb.fetch_misses                       13                       # ITB misses
-system.cpu1.itb.read_accesses                       0                       # DTB read accesses
-system.cpu1.itb.read_acv                            0                       # DTB read access violations
+system.cpu1.itb.fetch_acv                           0                       # ITB acv
+system.cpu1.itb.fetch_accesses                 500032                       # ITB accesses
 system.cpu1.itb.read_hits                           0                       # DTB read hits
 system.cpu1.itb.read_misses                         0                       # DTB read misses
-system.cpu1.itb.write_accesses                      0                       # DTB write accesses
-system.cpu1.itb.write_acv                           0                       # DTB write access violations
+system.cpu1.itb.read_acv                            0                       # DTB read access violations
+system.cpu1.itb.read_accesses                       0                       # DTB read accesses
 system.cpu1.itb.write_hits                          0                       # DTB write hits
 system.cpu1.itb.write_misses                        0                       # DTB write misses
-system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
+system.cpu1.itb.write_acv                           0                       # DTB write access violations
+system.cpu1.itb.write_accesses                      0                       # DTB write accesses
+system.cpu1.itb.data_hits                           0                       # DTB hits
+system.cpu1.itb.data_misses                         0                       # DTB misses
+system.cpu1.itb.data_acv                            0                       # DTB access violations
+system.cpu1.itb.data_accesses                       0                       # DTB accesses
+system.cpu1.workload.num_syscalls                  18                       # Number of system calls
 system.cpu1.numCycles                          500032                       # number of cpu cycles simulated
-system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
 system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
-system.cpu1.num_busy_cycles                    500032                       # Number of busy cycles
-system.cpu1.num_conditional_control_insts        38180                       # number of instructions that are conditional controls
+system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
+system.cpu1.committedInsts                     500001                       # Number of instructions committed
+system.cpu1.committedOps                       500001                       # Number of ops (including micro ops) committed
+system.cpu1.num_int_alu_accesses               474689                       # Number of integer alu accesses
 system.cpu1.num_fp_alu_accesses                    32                       # Number of float alu accesses
-system.cpu1.num_fp_insts                           32                       # number of float instructions
-system.cpu1.num_fp_register_reads                  32                       # number of times the floating registers were read
-system.cpu1.num_fp_register_writes                 16                       # number of times the floating registers were written
 system.cpu1.num_func_calls                      14357                       # number of times a function call or return occured
-system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
-system.cpu1.num_insts                          500001                       # Number of instructions executed
-system.cpu1.num_int_alu_accesses               474689                       # Number of integer alu accesses
+system.cpu1.num_conditional_control_insts        38180                       # number of instructions that are conditional controls
 system.cpu1.num_int_insts                      474689                       # number of integer instructions
+system.cpu1.num_fp_insts                           32                       # number of float instructions
 system.cpu1.num_int_register_reads             654286                       # number of times the integer registers were read
 system.cpu1.num_int_register_writes            371542                       # number of times the integer registers were written
-system.cpu1.num_load_insts                     124443                       # Number of load instructions
+system.cpu1.num_fp_register_reads                  32                       # number of times the floating registers were read
+system.cpu1.num_fp_register_writes                 16                       # number of times the floating registers were written
 system.cpu1.num_mem_refs                       180793                       # number of memory refs
+system.cpu1.num_load_insts                     124443                       # Number of load instructions
 system.cpu1.num_store_insts                     56350                       # Number of store instructions
-system.cpu1.workload.num_syscalls                  18                       # Number of system calls
-system.cpu2.dcache.ReadReq_accesses            124435                       # number of ReadReq accesses(hits+misses)
-system.cpu2.dcache.ReadReq_hits                124111                       # number of ReadReq hits
-system.cpu2.dcache.ReadReq_miss_rate         0.002604                       # miss rate for ReadReq accesses
-system.cpu2.dcache.ReadReq_misses                 324                       # number of ReadReq misses
-system.cpu2.dcache.WriteReq_accesses            56340                       # number of WriteReq accesses(hits+misses)
-system.cpu2.dcache.WriteReq_hits                56201                       # number of WriteReq hits
-system.cpu2.dcache.WriteReq_miss_rate        0.002467                       # miss rate for WriteReq accesses
-system.cpu2.dcache.WriteReq_misses                139                       # number of WriteReq misses
-system.cpu2.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
-system.cpu2.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
-system.cpu2.dcache.avg_refs                389.442765                       # Average number of references to valid blocks.
-system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
-system.cpu2.dcache.demand_accesses             180775                       # number of demand (read+write) accesses
-system.cpu2.dcache.demand_avg_miss_latency            0                       # average overall miss latency
-system.cpu2.dcache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
-system.cpu2.dcache.demand_hits                 180312                       # number of demand (read+write) hits
-system.cpu2.dcache.demand_miss_latency              0                       # number of demand (read+write) miss cycles
-system.cpu2.dcache.demand_miss_rate          0.002561                       # miss rate for demand accesses
-system.cpu2.dcache.demand_misses                  463                       # number of demand (read+write) misses
-system.cpu2.dcache.demand_mshr_hits                 0                       # number of demand (read+write) MSHR hits
-system.cpu2.dcache.demand_mshr_miss_latency            0                       # number of demand (read+write) MSHR miss cycles
-system.cpu2.dcache.demand_mshr_miss_rate            0                       # mshr miss rate for demand accesses
-system.cpu2.dcache.demand_mshr_misses               0                       # number of demand (read+write) MSHR misses
-system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
-system.cpu2.dcache.mshr_cap_events                  0                       # number of times MSHR cap was activated
-system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
-system.cpu2.dcache.occ_blocks::0           276.872320                       # Average occupied blocks per context
-system.cpu2.dcache.occ_percent::0            0.540766                       # Average percentage of cache occupancy
-system.cpu2.dcache.overall_accesses            180775                       # number of overall (read+write) accesses
-system.cpu2.dcache.overall_avg_miss_latency            0                       # average overall miss latency
-system.cpu2.dcache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
-system.cpu2.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
-system.cpu2.dcache.overall_hits                180312                       # number of overall hits
-system.cpu2.dcache.overall_miss_latency             0                       # number of overall miss cycles
-system.cpu2.dcache.overall_miss_rate         0.002561                       # miss rate for overall accesses
-system.cpu2.dcache.overall_misses                 463                       # number of overall misses
-system.cpu2.dcache.overall_mshr_hits                0                       # number of overall MSHR hits
-system.cpu2.dcache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
-system.cpu2.dcache.overall_mshr_miss_rate            0                       # mshr miss rate for overall accesses
-system.cpu2.dcache.overall_mshr_misses              0                       # number of overall MSHR misses
-system.cpu2.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
-system.cpu2.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
-system.cpu2.dcache.replacements                    61                       # number of replacements
-system.cpu2.dcache.sampled_refs                   463                       # Sample count of references to valid blocks.
-system.cpu2.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
-system.cpu2.dcache.tagsinuse               276.872320                       # Cycle average of tags in use
-system.cpu2.dcache.total_refs                  180312                       # Total number of references to valid blocks.
-system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
-system.cpu2.dcache.writebacks                      29                       # number of writebacks
-system.cpu2.dtb.data_accesses                  180793                       # DTB accesses
-system.cpu2.dtb.data_acv                            0                       # DTB access violations
-system.cpu2.dtb.data_hits                      180775                       # DTB hits
-system.cpu2.dtb.data_misses                        18                       # DTB misses
-system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
-system.cpu2.dtb.fetch_acv                           0                       # ITB acv
-system.cpu2.dtb.fetch_hits                          0                       # ITB hits
-system.cpu2.dtb.fetch_misses                        0                       # ITB misses
-system.cpu2.dtb.read_accesses                  124443                       # DTB read accesses
-system.cpu2.dtb.read_acv                            0                       # DTB read access violations
-system.cpu2.dtb.read_hits                      124435                       # DTB read hits
-system.cpu2.dtb.read_misses                         8                       # DTB read misses
-system.cpu2.dtb.write_accesses                  56350                       # DTB write accesses
-system.cpu2.dtb.write_acv                           0                       # DTB write access violations
-system.cpu2.dtb.write_hits                      56340                       # DTB write hits
-system.cpu2.dtb.write_misses                       10                       # DTB write misses
-system.cpu2.icache.ReadReq_accesses            500019                       # number of ReadReq accesses(hits+misses)
-system.cpu2.icache.ReadReq_hits                499556                       # number of ReadReq hits
-system.cpu2.icache.ReadReq_miss_rate         0.000926                       # miss rate for ReadReq accesses
-system.cpu2.icache.ReadReq_misses                 463                       # number of ReadReq misses
-system.cpu2.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
-system.cpu2.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
-system.cpu2.icache.avg_refs               1078.954644                       # Average number of references to valid blocks.
-system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
-system.cpu2.icache.demand_accesses             500019                       # number of demand (read+write) accesses
-system.cpu2.icache.demand_avg_miss_latency            0                       # average overall miss latency
-system.cpu2.icache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
-system.cpu2.icache.demand_hits                 499556                       # number of demand (read+write) hits
-system.cpu2.icache.demand_miss_latency              0                       # number of demand (read+write) miss cycles
-system.cpu2.icache.demand_miss_rate          0.000926                       # miss rate for demand accesses
-system.cpu2.icache.demand_misses                  463                       # number of demand (read+write) misses
-system.cpu2.icache.demand_mshr_hits                 0                       # number of demand (read+write) MSHR hits
-system.cpu2.icache.demand_mshr_miss_latency            0                       # number of demand (read+write) MSHR miss cycles
-system.cpu2.icache.demand_mshr_miss_rate            0                       # mshr miss rate for demand accesses
-system.cpu2.icache.demand_mshr_misses               0                       # number of demand (read+write) MSHR misses
-system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
-system.cpu2.icache.mshr_cap_events                  0                       # number of times MSHR cap was activated
-system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
-system.cpu2.icache.occ_blocks::0           218.086151                       # Average occupied blocks per context
-system.cpu2.icache.occ_percent::0            0.425950                       # Average percentage of cache occupancy
-system.cpu2.icache.overall_accesses            500019                       # number of overall (read+write) accesses
-system.cpu2.icache.overall_avg_miss_latency            0                       # average overall miss latency
-system.cpu2.icache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
-system.cpu2.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
-system.cpu2.icache.overall_hits                499556                       # number of overall hits
-system.cpu2.icache.overall_miss_latency             0                       # number of overall miss cycles
-system.cpu2.icache.overall_miss_rate         0.000926                       # miss rate for overall accesses
-system.cpu2.icache.overall_misses                 463                       # number of overall misses
-system.cpu2.icache.overall_mshr_hits                0                       # number of overall MSHR hits
-system.cpu2.icache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
-system.cpu2.icache.overall_mshr_miss_rate            0                       # mshr miss rate for overall accesses
-system.cpu2.icache.overall_mshr_misses              0                       # number of overall MSHR misses
-system.cpu2.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
-system.cpu2.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
-system.cpu2.icache.replacements                   152                       # number of replacements
-system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
-system.cpu2.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
-system.cpu2.icache.tagsinuse               218.086151                       # Cycle average of tags in use
-system.cpu2.icache.total_refs                  499556                       # Total number of references to valid blocks.
-system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
-system.cpu2.icache.writebacks                       0                       # number of writebacks
-system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
-system.cpu2.itb.data_accesses                       0                       # DTB accesses
-system.cpu2.itb.data_acv                            0                       # DTB access violations
-system.cpu2.itb.data_hits                           0                       # DTB hits
-system.cpu2.itb.data_misses                         0                       # DTB misses
-system.cpu2.itb.fetch_accesses                 500032                       # ITB accesses
-system.cpu2.itb.fetch_acv                           0                       # ITB acv
+system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
+system.cpu1.num_busy_cycles                    500032                       # Number of busy cycles
+system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
+system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
+system.cpu1.icache.replacements                   152                       # number of replacements
+system.cpu1.icache.tagsinuse               218.086151                       # Cycle average of tags in use
+system.cpu1.icache.total_refs                  499556                       # Total number of references to valid blocks.
+system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
+system.cpu1.icache.avg_refs               1078.954644                       # Average number of references to valid blocks.
+system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
+system.cpu1.icache.occ_blocks::cpu1.inst   218.086151                       # Average occupied blocks per requestor
+system.cpu1.icache.occ_percent::cpu1.inst     0.425950                       # Average percentage of cache occupancy
+system.cpu1.icache.occ_percent::total        0.425950                       # Average percentage of cache occupancy
+system.cpu1.icache.ReadReq_hits::cpu1.inst       499556                       # number of ReadReq hits
+system.cpu1.icache.ReadReq_hits::total         499556                       # number of ReadReq hits
+system.cpu1.icache.demand_hits::cpu1.inst       499556                       # number of demand (read+write) hits
+system.cpu1.icache.demand_hits::total          499556                       # number of demand (read+write) hits
+system.cpu1.icache.overall_hits::cpu1.inst       499556                       # number of overall hits
+system.cpu1.icache.overall_hits::total         499556                       # number of overall hits
+system.cpu1.icache.ReadReq_misses::cpu1.inst          463                       # number of ReadReq misses
+system.cpu1.icache.ReadReq_misses::total          463                       # number of ReadReq misses
+system.cpu1.icache.demand_misses::cpu1.inst          463                       # number of demand (read+write) misses
+system.cpu1.icache.demand_misses::total           463                       # number of demand (read+write) misses
+system.cpu1.icache.overall_misses::cpu1.inst          463                       # number of overall misses
+system.cpu1.icache.overall_misses::total          463                       # number of overall misses
+system.cpu1.icache.ReadReq_accesses::cpu1.inst       500019                       # number of ReadReq accesses(hits+misses)
+system.cpu1.icache.ReadReq_accesses::total       500019                       # number of ReadReq accesses(hits+misses)
+system.cpu1.icache.demand_accesses::cpu1.inst       500019                       # number of demand (read+write) accesses
+system.cpu1.icache.demand_accesses::total       500019                       # number of demand (read+write) accesses
+system.cpu1.icache.overall_accesses::cpu1.inst       500019                       # number of overall (read+write) accesses
+system.cpu1.icache.overall_accesses::total       500019                       # number of overall (read+write) accesses
+system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000926                       # miss rate for ReadReq accesses
+system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000926                       # miss rate for demand accesses
+system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000926                       # miss rate for overall accesses
+system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
+system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
+system.cpu1.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
+system.cpu1.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
+system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
+system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
+system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
+system.cpu1.dcache.replacements                    61                       # number of replacements
+system.cpu1.dcache.tagsinuse               276.872320                       # Cycle average of tags in use
+system.cpu1.dcache.total_refs                  180312                       # Total number of references to valid blocks.
+system.cpu1.dcache.sampled_refs                   463                       # Sample count of references to valid blocks.
+system.cpu1.dcache.avg_refs                389.442765                       # Average number of references to valid blocks.
+system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
+system.cpu1.dcache.occ_blocks::cpu1.data   276.872320                       # Average occupied blocks per requestor
+system.cpu1.dcache.occ_percent::cpu1.data     0.540766                       # Average percentage of cache occupancy
+system.cpu1.dcache.occ_percent::total        0.540766                       # Average percentage of cache occupancy
+system.cpu1.dcache.ReadReq_hits::cpu1.data       124111                       # number of ReadReq hits
+system.cpu1.dcache.ReadReq_hits::total         124111                       # number of ReadReq hits
+system.cpu1.dcache.WriteReq_hits::cpu1.data        56201                       # number of WriteReq hits
+system.cpu1.dcache.WriteReq_hits::total         56201                       # number of WriteReq hits
+system.cpu1.dcache.demand_hits::cpu1.data       180312                       # number of demand (read+write) hits
+system.cpu1.dcache.demand_hits::total          180312                       # number of demand (read+write) hits
+system.cpu1.dcache.overall_hits::cpu1.data       180312                       # number of overall hits
+system.cpu1.dcache.overall_hits::total         180312                       # number of overall hits
+system.cpu1.dcache.ReadReq_misses::cpu1.data          324                       # number of ReadReq misses
+system.cpu1.dcache.ReadReq_misses::total          324                       # number of ReadReq misses
+system.cpu1.dcache.WriteReq_misses::cpu1.data          139                       # number of WriteReq misses
+system.cpu1.dcache.WriteReq_misses::total          139                       # number of WriteReq misses
+system.cpu1.dcache.demand_misses::cpu1.data          463                       # number of demand (read+write) misses
+system.cpu1.dcache.demand_misses::total           463                       # number of demand (read+write) misses
+system.cpu1.dcache.overall_misses::cpu1.data          463                       # number of overall misses
+system.cpu1.dcache.overall_misses::total          463                       # number of overall misses
+system.cpu1.dcache.ReadReq_accesses::cpu1.data       124435                       # number of ReadReq accesses(hits+misses)
+system.cpu1.dcache.ReadReq_accesses::total       124435                       # number of ReadReq accesses(hits+misses)
+system.cpu1.dcache.WriteReq_accesses::cpu1.data        56340                       # number of WriteReq accesses(hits+misses)
+system.cpu1.dcache.WriteReq_accesses::total        56340                       # number of WriteReq accesses(hits+misses)
+system.cpu1.dcache.demand_accesses::cpu1.data       180775                       # number of demand (read+write) accesses
+system.cpu1.dcache.demand_accesses::total       180775                       # number of demand (read+write) accesses
+system.cpu1.dcache.overall_accesses::cpu1.data       180775                       # number of overall (read+write) accesses
+system.cpu1.dcache.overall_accesses::total       180775                       # number of overall (read+write) accesses
+system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.002604                       # miss rate for ReadReq accesses
+system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.002467                       # miss rate for WriteReq accesses
+system.cpu1.dcache.demand_miss_rate::cpu1.data     0.002561                       # miss rate for demand accesses
+system.cpu1.dcache.overall_miss_rate::cpu1.data     0.002561                       # miss rate for overall accesses
+system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
+system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
+system.cpu1.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
+system.cpu1.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
+system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
+system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
+system.cpu1.dcache.writebacks::writebacks           29                       # number of writebacks
+system.cpu1.dcache.writebacks::total               29                       # number of writebacks
+system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
+system.cpu2.dtb.fetch_hits                          0                       # ITB hits
+system.cpu2.dtb.fetch_misses                        0                       # ITB misses
+system.cpu2.dtb.fetch_acv                           0                       # ITB acv
+system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
+system.cpu2.dtb.read_hits                      124435                       # DTB read hits
+system.cpu2.dtb.read_misses                         8                       # DTB read misses
+system.cpu2.dtb.read_acv                            0                       # DTB read access violations
+system.cpu2.dtb.read_accesses                  124443                       # DTB read accesses
+system.cpu2.dtb.write_hits                      56340                       # DTB write hits
+system.cpu2.dtb.write_misses                       10                       # DTB write misses
+system.cpu2.dtb.write_acv                           0                       # DTB write access violations
+system.cpu2.dtb.write_accesses                  56350                       # DTB write accesses
+system.cpu2.dtb.data_hits                      180775                       # DTB hits
+system.cpu2.dtb.data_misses                        18                       # DTB misses
+system.cpu2.dtb.data_acv                            0                       # DTB access violations
+system.cpu2.dtb.data_accesses                  180793                       # DTB accesses
 system.cpu2.itb.fetch_hits                     500019                       # ITB hits
 system.cpu2.itb.fetch_misses                       13                       # ITB misses
-system.cpu2.itb.read_accesses                       0                       # DTB read accesses
-system.cpu2.itb.read_acv                            0                       # DTB read access violations
+system.cpu2.itb.fetch_acv                           0                       # ITB acv
+system.cpu2.itb.fetch_accesses                 500032                       # ITB accesses
 system.cpu2.itb.read_hits                           0                       # DTB read hits
 system.cpu2.itb.read_misses                         0                       # DTB read misses
-system.cpu2.itb.write_accesses                      0                       # DTB write accesses
-system.cpu2.itb.write_acv                           0                       # DTB write access violations
+system.cpu2.itb.read_acv                            0                       # DTB read access violations
+system.cpu2.itb.read_accesses                       0                       # DTB read accesses
 system.cpu2.itb.write_hits                          0                       # DTB write hits
 system.cpu2.itb.write_misses                        0                       # DTB write misses
-system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
+system.cpu2.itb.write_acv                           0                       # DTB write access violations
+system.cpu2.itb.write_accesses                      0                       # DTB write accesses
+system.cpu2.itb.data_hits                           0                       # DTB hits
+system.cpu2.itb.data_misses                         0                       # DTB misses
+system.cpu2.itb.data_acv                            0                       # DTB access violations
+system.cpu2.itb.data_accesses                       0                       # DTB accesses
+system.cpu2.workload.num_syscalls                  18                       # Number of system calls
 system.cpu2.numCycles                          500032                       # number of cpu cycles simulated
-system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
 system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
-system.cpu2.num_busy_cycles                    500032                       # Number of busy cycles
-system.cpu2.num_conditional_control_insts        38180                       # number of instructions that are conditional controls
+system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
+system.cpu2.committedInsts                     500001                       # Number of instructions committed
+system.cpu2.committedOps                       500001                       # Number of ops (including micro ops) committed
+system.cpu2.num_int_alu_accesses               474689                       # Number of integer alu accesses
 system.cpu2.num_fp_alu_accesses                    32                       # Number of float alu accesses
-system.cpu2.num_fp_insts                           32                       # number of float instructions
-system.cpu2.num_fp_register_reads                  32                       # number of times the floating registers were read
-system.cpu2.num_fp_register_writes                 16                       # number of times the floating registers were written
 system.cpu2.num_func_calls                      14357                       # number of times a function call or return occured
-system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
-system.cpu2.num_insts                          500001                       # Number of instructions executed
-system.cpu2.num_int_alu_accesses               474689                       # Number of integer alu accesses
+system.cpu2.num_conditional_control_insts        38180                       # number of instructions that are conditional controls
 system.cpu2.num_int_insts                      474689                       # number of integer instructions
+system.cpu2.num_fp_insts                           32                       # number of float instructions
 system.cpu2.num_int_register_reads             654286                       # number of times the integer registers were read
 system.cpu2.num_int_register_writes            371542                       # number of times the integer registers were written
-system.cpu2.num_load_insts                     124443                       # Number of load instructions
+system.cpu2.num_fp_register_reads                  32                       # number of times the floating registers were read
+system.cpu2.num_fp_register_writes                 16                       # number of times the floating registers were written
 system.cpu2.num_mem_refs                       180793                       # number of memory refs
+system.cpu2.num_load_insts                     124443                       # Number of load instructions
 system.cpu2.num_store_insts                     56350                       # Number of store instructions
-system.cpu2.workload.num_syscalls                  18                       # Number of system calls
-system.cpu3.dcache.ReadReq_accesses            124435                       # number of ReadReq accesses(hits+misses)
-system.cpu3.dcache.ReadReq_hits                124111                       # number of ReadReq hits
-system.cpu3.dcache.ReadReq_miss_rate         0.002604                       # miss rate for ReadReq accesses
-system.cpu3.dcache.ReadReq_misses                 324                       # number of ReadReq misses
-system.cpu3.dcache.WriteReq_accesses            56340                       # number of WriteReq accesses(hits+misses)
-system.cpu3.dcache.WriteReq_hits                56201                       # number of WriteReq hits
-system.cpu3.dcache.WriteReq_miss_rate        0.002467                       # miss rate for WriteReq accesses
-system.cpu3.dcache.WriteReq_misses                139                       # number of WriteReq misses
-system.cpu3.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
-system.cpu3.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
-system.cpu3.dcache.avg_refs                389.442765                       # Average number of references to valid blocks.
-system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
-system.cpu3.dcache.demand_accesses             180775                       # number of demand (read+write) accesses
-system.cpu3.dcache.demand_avg_miss_latency            0                       # average overall miss latency
-system.cpu3.dcache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
-system.cpu3.dcache.demand_hits                 180312                       # number of demand (read+write) hits
-system.cpu3.dcache.demand_miss_latency              0                       # number of demand (read+write) miss cycles
-system.cpu3.dcache.demand_miss_rate          0.002561                       # miss rate for demand accesses
-system.cpu3.dcache.demand_misses                  463                       # number of demand (read+write) misses
-system.cpu3.dcache.demand_mshr_hits                 0                       # number of demand (read+write) MSHR hits
-system.cpu3.dcache.demand_mshr_miss_latency            0                       # number of demand (read+write) MSHR miss cycles
-system.cpu3.dcache.demand_mshr_miss_rate            0                       # mshr miss rate for demand accesses
-system.cpu3.dcache.demand_mshr_misses               0                       # number of demand (read+write) MSHR misses
-system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
-system.cpu3.dcache.mshr_cap_events                  0                       # number of times MSHR cap was activated
-system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
-system.cpu3.dcache.occ_blocks::0           276.872320                       # Average occupied blocks per context
-system.cpu3.dcache.occ_percent::0            0.540766                       # Average percentage of cache occupancy
-system.cpu3.dcache.overall_accesses            180775                       # number of overall (read+write) accesses
-system.cpu3.dcache.overall_avg_miss_latency            0                       # average overall miss latency
-system.cpu3.dcache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
-system.cpu3.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
-system.cpu3.dcache.overall_hits                180312                       # number of overall hits
-system.cpu3.dcache.overall_miss_latency             0                       # number of overall miss cycles
-system.cpu3.dcache.overall_miss_rate         0.002561                       # miss rate for overall accesses
-system.cpu3.dcache.overall_misses                 463                       # number of overall misses
-system.cpu3.dcache.overall_mshr_hits                0                       # number of overall MSHR hits
-system.cpu3.dcache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
-system.cpu3.dcache.overall_mshr_miss_rate            0                       # mshr miss rate for overall accesses
-system.cpu3.dcache.overall_mshr_misses              0                       # number of overall MSHR misses
-system.cpu3.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
-system.cpu3.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
-system.cpu3.dcache.replacements                    61                       # number of replacements
-system.cpu3.dcache.sampled_refs                   463                       # Sample count of references to valid blocks.
-system.cpu3.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
-system.cpu3.dcache.tagsinuse               276.872320                       # Cycle average of tags in use
-system.cpu3.dcache.total_refs                  180312                       # Total number of references to valid blocks.
-system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
-system.cpu3.dcache.writebacks                      29                       # number of writebacks
-system.cpu3.dtb.data_accesses                  180793                       # DTB accesses
-system.cpu3.dtb.data_acv                            0                       # DTB access violations
-system.cpu3.dtb.data_hits                      180775                       # DTB hits
-system.cpu3.dtb.data_misses                        18                       # DTB misses
-system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
-system.cpu3.dtb.fetch_acv                           0                       # ITB acv
+system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
+system.cpu2.num_busy_cycles                    500032                       # Number of busy cycles
+system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
+system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
+system.cpu2.icache.replacements                   152                       # number of replacements
+system.cpu2.icache.tagsinuse               218.086151                       # Cycle average of tags in use
+system.cpu2.icache.total_refs                  499556                       # Total number of references to valid blocks.
+system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
+system.cpu2.icache.avg_refs               1078.954644                       # Average number of references to valid blocks.
+system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
+system.cpu2.icache.occ_blocks::cpu2.inst   218.086151                       # Average occupied blocks per requestor
+system.cpu2.icache.occ_percent::cpu2.inst     0.425950                       # Average percentage of cache occupancy
+system.cpu2.icache.occ_percent::total        0.425950                       # Average percentage of cache occupancy
+system.cpu2.icache.ReadReq_hits::cpu2.inst       499556                       # number of ReadReq hits
+system.cpu2.icache.ReadReq_hits::total         499556                       # number of ReadReq hits
+system.cpu2.icache.demand_hits::cpu2.inst       499556                       # number of demand (read+write) hits
+system.cpu2.icache.demand_hits::total          499556                       # number of demand (read+write) hits
+system.cpu2.icache.overall_hits::cpu2.inst       499556                       # number of overall hits
+system.cpu2.icache.overall_hits::total         499556                       # number of overall hits
+system.cpu2.icache.ReadReq_misses::cpu2.inst          463                       # number of ReadReq misses
+system.cpu2.icache.ReadReq_misses::total          463                       # number of ReadReq misses
+system.cpu2.icache.demand_misses::cpu2.inst          463                       # number of demand (read+write) misses
+system.cpu2.icache.demand_misses::total           463                       # number of demand (read+write) misses
+system.cpu2.icache.overall_misses::cpu2.inst          463                       # number of overall misses
+system.cpu2.icache.overall_misses::total          463                       # number of overall misses
+system.cpu2.icache.ReadReq_accesses::cpu2.inst       500019                       # number of ReadReq accesses(hits+misses)
+system.cpu2.icache.ReadReq_accesses::total       500019                       # number of ReadReq accesses(hits+misses)
+system.cpu2.icache.demand_accesses::cpu2.inst       500019                       # number of demand (read+write) accesses
+system.cpu2.icache.demand_accesses::total       500019                       # number of demand (read+write) accesses
+system.cpu2.icache.overall_accesses::cpu2.inst       500019                       # number of overall (read+write) accesses
+system.cpu2.icache.overall_accesses::total       500019                       # number of overall (read+write) accesses
+system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000926                       # miss rate for ReadReq accesses
+system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000926                       # miss rate for demand accesses
+system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000926                       # miss rate for overall accesses
+system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
+system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
+system.cpu2.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
+system.cpu2.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
+system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
+system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
+system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
+system.cpu2.dcache.replacements                    61                       # number of replacements
+system.cpu2.dcache.tagsinuse               276.872320                       # Cycle average of tags in use
+system.cpu2.dcache.total_refs                  180312                       # Total number of references to valid blocks.
+system.cpu2.dcache.sampled_refs                   463                       # Sample count of references to valid blocks.
+system.cpu2.dcache.avg_refs                389.442765                       # Average number of references to valid blocks.
+system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
+system.cpu2.dcache.occ_blocks::cpu2.data   276.872320                       # Average occupied blocks per requestor
+system.cpu2.dcache.occ_percent::cpu2.data     0.540766                       # Average percentage of cache occupancy
+system.cpu2.dcache.occ_percent::total        0.540766                       # Average percentage of cache occupancy
+system.cpu2.dcache.ReadReq_hits::cpu2.data       124111                       # number of ReadReq hits
+system.cpu2.dcache.ReadReq_hits::total         124111                       # number of ReadReq hits
+system.cpu2.dcache.WriteReq_hits::cpu2.data        56201                       # number of WriteReq hits
+system.cpu2.dcache.WriteReq_hits::total         56201                       # number of WriteReq hits
+system.cpu2.dcache.demand_hits::cpu2.data       180312                       # number of demand (read+write) hits
+system.cpu2.dcache.demand_hits::total          180312                       # number of demand (read+write) hits
+system.cpu2.dcache.overall_hits::cpu2.data       180312                       # number of overall hits
+system.cpu2.dcache.overall_hits::total         180312                       # number of overall hits
+system.cpu2.dcache.ReadReq_misses::cpu2.data          324                       # number of ReadReq misses
+system.cpu2.dcache.ReadReq_misses::total          324                       # number of ReadReq misses
+system.cpu2.dcache.WriteReq_misses::cpu2.data          139                       # number of WriteReq misses
+system.cpu2.dcache.WriteReq_misses::total          139                       # number of WriteReq misses
+system.cpu2.dcache.demand_misses::cpu2.data          463                       # number of demand (read+write) misses
+system.cpu2.dcache.demand_misses::total           463                       # number of demand (read+write) misses
+system.cpu2.dcache.overall_misses::cpu2.data          463                       # number of overall misses
+system.cpu2.dcache.overall_misses::total          463                       # number of overall misses
+system.cpu2.dcache.ReadReq_accesses::cpu2.data       124435                       # number of ReadReq accesses(hits+misses)
+system.cpu2.dcache.ReadReq_accesses::total       124435                       # number of ReadReq accesses(hits+misses)
+system.cpu2.dcache.WriteReq_accesses::cpu2.data        56340                       # number of WriteReq accesses(hits+misses)
+system.cpu2.dcache.WriteReq_accesses::total        56340                       # number of WriteReq accesses(hits+misses)
+system.cpu2.dcache.demand_accesses::cpu2.data       180775                       # number of demand (read+write) accesses
+system.cpu2.dcache.demand_accesses::total       180775                       # number of demand (read+write) accesses
+system.cpu2.dcache.overall_accesses::cpu2.data       180775                       # number of overall (read+write) accesses
+system.cpu2.dcache.overall_accesses::total       180775                       # number of overall (read+write) accesses
+system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.002604                       # miss rate for ReadReq accesses
+system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.002467                       # miss rate for WriteReq accesses
+system.cpu2.dcache.demand_miss_rate::cpu2.data     0.002561                       # miss rate for demand accesses
+system.cpu2.dcache.overall_miss_rate::cpu2.data     0.002561                       # miss rate for overall accesses
+system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
+system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
+system.cpu2.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
+system.cpu2.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
+system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
+system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
+system.cpu2.dcache.writebacks::writebacks           29                       # number of writebacks
+system.cpu2.dcache.writebacks::total               29                       # number of writebacks
+system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
 system.cpu3.dtb.fetch_hits                          0                       # ITB hits
 system.cpu3.dtb.fetch_misses                        0                       # ITB misses
-system.cpu3.dtb.read_accesses                  124443                       # DTB read accesses
-system.cpu3.dtb.read_acv                            0                       # DTB read access violations
+system.cpu3.dtb.fetch_acv                           0                       # ITB acv
+system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
 system.cpu3.dtb.read_hits                      124435                       # DTB read hits
 system.cpu3.dtb.read_misses                         8                       # DTB read misses
-system.cpu3.dtb.write_accesses                  56350                       # DTB write accesses
-system.cpu3.dtb.write_acv                           0                       # DTB write access violations
+system.cpu3.dtb.read_acv                            0                       # DTB read access violations
+system.cpu3.dtb.read_accesses                  124443                       # DTB read accesses
 system.cpu3.dtb.write_hits                      56340                       # DTB write hits
 system.cpu3.dtb.write_misses                       10                       # DTB write misses
-system.cpu3.icache.ReadReq_accesses            500019                       # number of ReadReq accesses(hits+misses)
-system.cpu3.icache.ReadReq_hits                499556                       # number of ReadReq hits
-system.cpu3.icache.ReadReq_miss_rate         0.000926                       # miss rate for ReadReq accesses
-system.cpu3.icache.ReadReq_misses                 463                       # number of ReadReq misses
-system.cpu3.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
-system.cpu3.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
-system.cpu3.icache.avg_refs               1078.954644                       # Average number of references to valid blocks.
-system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
-system.cpu3.icache.demand_accesses             500019                       # number of demand (read+write) accesses
-system.cpu3.icache.demand_avg_miss_latency            0                       # average overall miss latency
-system.cpu3.icache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
-system.cpu3.icache.demand_hits                 499556                       # number of demand (read+write) hits
-system.cpu3.icache.demand_miss_latency              0                       # number of demand (read+write) miss cycles
-system.cpu3.icache.demand_miss_rate          0.000926                       # miss rate for demand accesses
-system.cpu3.icache.demand_misses                  463                       # number of demand (read+write) misses
-system.cpu3.icache.demand_mshr_hits                 0                       # number of demand (read+write) MSHR hits
-system.cpu3.icache.demand_mshr_miss_latency            0                       # number of demand (read+write) MSHR miss cycles
-system.cpu3.icache.demand_mshr_miss_rate            0                       # mshr miss rate for demand accesses
-system.cpu3.icache.demand_mshr_misses               0                       # number of demand (read+write) MSHR misses
-system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
-system.cpu3.icache.mshr_cap_events                  0                       # number of times MSHR cap was activated
-system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
-system.cpu3.icache.occ_blocks::0           218.086151                       # Average occupied blocks per context
-system.cpu3.icache.occ_percent::0            0.425950                       # Average percentage of cache occupancy
-system.cpu3.icache.overall_accesses            500019                       # number of overall (read+write) accesses
-system.cpu3.icache.overall_avg_miss_latency            0                       # average overall miss latency
-system.cpu3.icache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
-system.cpu3.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
-system.cpu3.icache.overall_hits                499556                       # number of overall hits
-system.cpu3.icache.overall_miss_latency             0                       # number of overall miss cycles
-system.cpu3.icache.overall_miss_rate         0.000926                       # miss rate for overall accesses
-system.cpu3.icache.overall_misses                 463                       # number of overall misses
-system.cpu3.icache.overall_mshr_hits                0                       # number of overall MSHR hits
-system.cpu3.icache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
-system.cpu3.icache.overall_mshr_miss_rate            0                       # mshr miss rate for overall accesses
-system.cpu3.icache.overall_mshr_misses              0                       # number of overall MSHR misses
-system.cpu3.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
-system.cpu3.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
-system.cpu3.icache.replacements                   152                       # number of replacements
-system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
-system.cpu3.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
-system.cpu3.icache.tagsinuse               218.086151                       # Cycle average of tags in use
-system.cpu3.icache.total_refs                  499556                       # Total number of references to valid blocks.
-system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
-system.cpu3.icache.writebacks                       0                       # number of writebacks
-system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
-system.cpu3.itb.data_accesses                       0                       # DTB accesses
-system.cpu3.itb.data_acv                            0                       # DTB access violations
-system.cpu3.itb.data_hits                           0                       # DTB hits
-system.cpu3.itb.data_misses                         0                       # DTB misses
-system.cpu3.itb.fetch_accesses                 500032                       # ITB accesses
-system.cpu3.itb.fetch_acv                           0                       # ITB acv
+system.cpu3.dtb.write_acv                           0                       # DTB write access violations
+system.cpu3.dtb.write_accesses                  56350                       # DTB write accesses
+system.cpu3.dtb.data_hits                      180775                       # DTB hits
+system.cpu3.dtb.data_misses                        18                       # DTB misses
+system.cpu3.dtb.data_acv                            0                       # DTB access violations
+system.cpu3.dtb.data_accesses                  180793                       # DTB accesses
 system.cpu3.itb.fetch_hits                     500019                       # ITB hits
 system.cpu3.itb.fetch_misses                       13                       # ITB misses
-system.cpu3.itb.read_accesses                       0                       # DTB read accesses
-system.cpu3.itb.read_acv                            0                       # DTB read access violations
+system.cpu3.itb.fetch_acv                           0                       # ITB acv
+system.cpu3.itb.fetch_accesses                 500032                       # ITB accesses
 system.cpu3.itb.read_hits                           0                       # DTB read hits
 system.cpu3.itb.read_misses                         0                       # DTB read misses
-system.cpu3.itb.write_accesses                      0                       # DTB write accesses
-system.cpu3.itb.write_acv                           0                       # DTB write access violations
+system.cpu3.itb.read_acv                            0                       # DTB read access violations
+system.cpu3.itb.read_accesses                       0                       # DTB read accesses
 system.cpu3.itb.write_hits                          0                       # DTB write hits
 system.cpu3.itb.write_misses                        0                       # DTB write misses
-system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
+system.cpu3.itb.write_acv                           0                       # DTB write access violations
+system.cpu3.itb.write_accesses                      0                       # DTB write accesses
+system.cpu3.itb.data_hits                           0                       # DTB hits
+system.cpu3.itb.data_misses                         0                       # DTB misses
+system.cpu3.itb.data_acv                            0                       # DTB access violations
+system.cpu3.itb.data_accesses                       0                       # DTB accesses
+system.cpu3.workload.num_syscalls                  18                       # Number of system calls
 system.cpu3.numCycles                          500032                       # number of cpu cycles simulated
-system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
 system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
-system.cpu3.num_busy_cycles                    500032                       # Number of busy cycles
-system.cpu3.num_conditional_control_insts        38180                       # number of instructions that are conditional controls
+system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
+system.cpu3.committedInsts                     500001                       # Number of instructions committed
+system.cpu3.committedOps                       500001                       # Number of ops (including micro ops) committed
+system.cpu3.num_int_alu_accesses               474689                       # Number of integer alu accesses
 system.cpu3.num_fp_alu_accesses                    32                       # Number of float alu accesses
-system.cpu3.num_fp_insts                           32                       # number of float instructions
-system.cpu3.num_fp_register_reads                  32                       # number of times the floating registers were read
-system.cpu3.num_fp_register_writes                 16                       # number of times the floating registers were written
 system.cpu3.num_func_calls                      14357                       # number of times a function call or return occured
-system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
-system.cpu3.num_insts                          500001                       # Number of instructions executed
-system.cpu3.num_int_alu_accesses               474689                       # Number of integer alu accesses
+system.cpu3.num_conditional_control_insts        38180                       # number of instructions that are conditional controls
 system.cpu3.num_int_insts                      474689                       # number of integer instructions
+system.cpu3.num_fp_insts                           32                       # number of float instructions
 system.cpu3.num_int_register_reads             654286                       # number of times the integer registers were read
 system.cpu3.num_int_register_writes            371542                       # number of times the integer registers were written
-system.cpu3.num_load_insts                     124443                       # Number of load instructions
+system.cpu3.num_fp_register_reads                  32                       # number of times the floating registers were read
+system.cpu3.num_fp_register_writes                 16                       # number of times the floating registers were written
 system.cpu3.num_mem_refs                       180793                       # number of memory refs
+system.cpu3.num_load_insts                     124443                       # Number of load instructions
 system.cpu3.num_store_insts                     56350                       # Number of store instructions
-system.cpu3.workload.num_syscalls                  18                       # Number of system calls
-system.l2c.ReadExReq_accesses::0                  139                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::1                  139                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::2                  139                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::3                  139                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::total              556                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_miss_rate::0                   1                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::1                   1                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::2                   1                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::3                   1                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::total               4                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_misses::0                    139                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::1                    139                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::2                    139                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::3                    139                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::total                556                       # number of ReadExReq misses
-system.l2c.ReadReq_accesses::0                    787                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::1                    787                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::2                    787                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::3                    787                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::total               3148                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_hits::0                         69                       # number of ReadReq hits
-system.l2c.ReadReq_hits::1                         69                       # number of ReadReq hits
-system.l2c.ReadReq_hits::2                         69                       # number of ReadReq hits
-system.l2c.ReadReq_hits::3                         69                       # number of ReadReq hits
+system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
+system.cpu3.num_busy_cycles                    500032                       # Number of busy cycles
+system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
+system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
+system.cpu3.icache.replacements                   152                       # number of replacements
+system.cpu3.icache.tagsinuse               218.086151                       # Cycle average of tags in use
+system.cpu3.icache.total_refs                  499556                       # Total number of references to valid blocks.
+system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
+system.cpu3.icache.avg_refs               1078.954644                       # Average number of references to valid blocks.
+system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
+system.cpu3.icache.occ_blocks::cpu3.inst   218.086151                       # Average occupied blocks per requestor
+system.cpu3.icache.occ_percent::cpu3.inst     0.425950                       # Average percentage of cache occupancy
+system.cpu3.icache.occ_percent::total        0.425950                       # Average percentage of cache occupancy
+system.cpu3.icache.ReadReq_hits::cpu3.inst       499556                       # number of ReadReq hits
+system.cpu3.icache.ReadReq_hits::total         499556                       # number of ReadReq hits
+system.cpu3.icache.demand_hits::cpu3.inst       499556                       # number of demand (read+write) hits
+system.cpu3.icache.demand_hits::total          499556                       # number of demand (read+write) hits
+system.cpu3.icache.overall_hits::cpu3.inst       499556                       # number of overall hits
+system.cpu3.icache.overall_hits::total         499556                       # number of overall hits
+system.cpu3.icache.ReadReq_misses::cpu3.inst          463                       # number of ReadReq misses
+system.cpu3.icache.ReadReq_misses::total          463                       # number of ReadReq misses
+system.cpu3.icache.demand_misses::cpu3.inst          463                       # number of demand (read+write) misses
+system.cpu3.icache.demand_misses::total           463                       # number of demand (read+write) misses
+system.cpu3.icache.overall_misses::cpu3.inst          463                       # number of overall misses
+system.cpu3.icache.overall_misses::total          463                       # number of overall misses
+system.cpu3.icache.ReadReq_accesses::cpu3.inst       500019                       # number of ReadReq accesses(hits+misses)
+system.cpu3.icache.ReadReq_accesses::total       500019                       # number of ReadReq accesses(hits+misses)
+system.cpu3.icache.demand_accesses::cpu3.inst       500019                       # number of demand (read+write) accesses
+system.cpu3.icache.demand_accesses::total       500019                       # number of demand (read+write) accesses
+system.cpu3.icache.overall_accesses::cpu3.inst       500019                       # number of overall (read+write) accesses
+system.cpu3.icache.overall_accesses::total       500019                       # number of overall (read+write) accesses
+system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000926                       # miss rate for ReadReq accesses
+system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000926                       # miss rate for demand accesses
+system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000926                       # miss rate for overall accesses
+system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
+system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
+system.cpu3.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
+system.cpu3.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
+system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
+system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
+system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
+system.cpu3.dcache.replacements                    61                       # number of replacements
+system.cpu3.dcache.tagsinuse               276.872320                       # Cycle average of tags in use
+system.cpu3.dcache.total_refs                  180312                       # Total number of references to valid blocks.
+system.cpu3.dcache.sampled_refs                   463                       # Sample count of references to valid blocks.
+system.cpu3.dcache.avg_refs                389.442765                       # Average number of references to valid blocks.
+system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
+system.cpu3.dcache.occ_blocks::cpu3.data   276.872320                       # Average occupied blocks per requestor
+system.cpu3.dcache.occ_percent::cpu3.data     0.540766                       # Average percentage of cache occupancy
+system.cpu3.dcache.occ_percent::total        0.540766                       # Average percentage of cache occupancy
+system.cpu3.dcache.ReadReq_hits::cpu3.data       124111                       # number of ReadReq hits
+system.cpu3.dcache.ReadReq_hits::total         124111                       # number of ReadReq hits
+system.cpu3.dcache.WriteReq_hits::cpu3.data        56201                       # number of WriteReq hits
+system.cpu3.dcache.WriteReq_hits::total         56201                       # number of WriteReq hits
+system.cpu3.dcache.demand_hits::cpu3.data       180312                       # number of demand (read+write) hits
+system.cpu3.dcache.demand_hits::total          180312                       # number of demand (read+write) hits
+system.cpu3.dcache.overall_hits::cpu3.data       180312                       # number of overall hits
+system.cpu3.dcache.overall_hits::total         180312                       # number of overall hits
+system.cpu3.dcache.ReadReq_misses::cpu3.data          324                       # number of ReadReq misses
+system.cpu3.dcache.ReadReq_misses::total          324                       # number of ReadReq misses
+system.cpu3.dcache.WriteReq_misses::cpu3.data          139                       # number of WriteReq misses
+system.cpu3.dcache.WriteReq_misses::total          139                       # number of WriteReq misses
+system.cpu3.dcache.demand_misses::cpu3.data          463                       # number of demand (read+write) misses
+system.cpu3.dcache.demand_misses::total           463                       # number of demand (read+write) misses
+system.cpu3.dcache.overall_misses::cpu3.data          463                       # number of overall misses
+system.cpu3.dcache.overall_misses::total          463                       # number of overall misses
+system.cpu3.dcache.ReadReq_accesses::cpu3.data       124435                       # number of ReadReq accesses(hits+misses)
+system.cpu3.dcache.ReadReq_accesses::total       124435                       # number of ReadReq accesses(hits+misses)
+system.cpu3.dcache.WriteReq_accesses::cpu3.data        56340                       # number of WriteReq accesses(hits+misses)
+system.cpu3.dcache.WriteReq_accesses::total        56340                       # number of WriteReq accesses(hits+misses)
+system.cpu3.dcache.demand_accesses::cpu3.data       180775                       # number of demand (read+write) accesses
+system.cpu3.dcache.demand_accesses::total       180775                       # number of demand (read+write) accesses
+system.cpu3.dcache.overall_accesses::cpu3.data       180775                       # number of overall (read+write) accesses
+system.cpu3.dcache.overall_accesses::total       180775                       # number of overall (read+write) accesses
+system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.002604                       # miss rate for ReadReq accesses
+system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.002467                       # miss rate for WriteReq accesses
+system.cpu3.dcache.demand_miss_rate::cpu3.data     0.002561                       # miss rate for demand accesses
+system.cpu3.dcache.overall_miss_rate::cpu3.data     0.002561                       # miss rate for overall accesses
+system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
+system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
+system.cpu3.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
+system.cpu3.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
+system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
+system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
+system.cpu3.dcache.writebacks::writebacks           29                       # number of writebacks
+system.cpu3.dcache.writebacks::total               29                       # number of writebacks
+system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
+system.l2c.replacements                             0                       # number of replacements
+system.l2c.tagsinuse                      1962.780232                       # Cycle average of tags in use
+system.l2c.total_refs                             332                       # Total number of references to valid blocks.
+system.l2c.sampled_refs                          2932                       # Sample count of references to valid blocks.
+system.l2c.avg_refs                          0.113233                       # Average number of references to valid blocks.
+system.l2c.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
+system.l2c.occ_blocks::writebacks           17.466765                       # Average occupied blocks per requestor
+system.l2c.occ_blocks::cpu0.inst           267.152061                       # Average occupied blocks per requestor
+system.l2c.occ_blocks::cpu0.data           219.176305                       # Average occupied blocks per requestor
+system.l2c.occ_blocks::cpu1.inst           267.152061                       # Average occupied blocks per requestor
+system.l2c.occ_blocks::cpu1.data           219.176305                       # Average occupied blocks per requestor
+system.l2c.occ_blocks::cpu2.inst           267.152061                       # Average occupied blocks per requestor
+system.l2c.occ_blocks::cpu2.data           219.176305                       # Average occupied blocks per requestor
+system.l2c.occ_blocks::cpu3.inst           267.152061                       # Average occupied blocks per requestor
+system.l2c.occ_blocks::cpu3.data           219.176305                       # Average occupied blocks per requestor
+system.l2c.occ_percent::writebacks           0.000267                       # Average percentage of cache occupancy
+system.l2c.occ_percent::cpu0.inst            0.004076                       # Average percentage of cache occupancy
+system.l2c.occ_percent::cpu0.data            0.003344                       # Average percentage of cache occupancy
+system.l2c.occ_percent::cpu1.inst            0.004076                       # Average percentage of cache occupancy
+system.l2c.occ_percent::cpu1.data            0.003344                       # Average percentage of cache occupancy
+system.l2c.occ_percent::cpu2.inst            0.004076                       # Average percentage of cache occupancy
+system.l2c.occ_percent::cpu2.data            0.003344                       # Average percentage of cache occupancy
+system.l2c.occ_percent::cpu3.inst            0.004076                       # Average percentage of cache occupancy
+system.l2c.occ_percent::cpu3.data            0.003344                       # Average percentage of cache occupancy
+system.l2c.occ_percent::total                0.029950                       # Average percentage of cache occupancy
+system.l2c.ReadReq_hits::cpu0.inst                 60                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu0.data                  9                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu1.inst                 60                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu1.data                  9                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu2.inst                 60                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu2.data                  9                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu3.inst                 60                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu3.data                  9                       # number of ReadReq hits
 system.l2c.ReadReq_hits::total                    276                       # number of ReadReq hits
-system.l2c.ReadReq_miss_rate::0              0.912325                       # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::1              0.912325                       # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::2              0.912325                       # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::3              0.912325                       # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::total          3.649301                       # miss rate for ReadReq accesses
-system.l2c.ReadReq_misses::0                      718                       # number of ReadReq misses
-system.l2c.ReadReq_misses::1                      718                       # number of ReadReq misses
-system.l2c.ReadReq_misses::2                      718                       # number of ReadReq misses
-system.l2c.ReadReq_misses::3                      718                       # number of ReadReq misses
+system.l2c.Writeback_hits::writebacks             116                       # number of Writeback hits
+system.l2c.Writeback_hits::total                  116                       # number of Writeback hits
+system.l2c.demand_hits::cpu0.inst                  60                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.data                   9                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.inst                  60                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.data                   9                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu2.inst                  60                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu2.data                   9                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu3.inst                  60                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu3.data                   9                       # number of demand (read+write) hits
+system.l2c.demand_hits::total                     276                       # number of demand (read+write) hits
+system.l2c.overall_hits::cpu0.inst                 60                       # number of overall hits
+system.l2c.overall_hits::cpu0.data                  9                       # number of overall hits
+system.l2c.overall_hits::cpu1.inst                 60                       # number of overall hits
+system.l2c.overall_hits::cpu1.data                  9                       # number of overall hits
+system.l2c.overall_hits::cpu2.inst                 60                       # number of overall hits
+system.l2c.overall_hits::cpu2.data                  9                       # number of overall hits
+system.l2c.overall_hits::cpu3.inst                 60                       # number of overall hits
+system.l2c.overall_hits::cpu3.data                  9                       # number of overall hits
+system.l2c.overall_hits::total                    276                       # number of overall hits
+system.l2c.ReadReq_misses::cpu0.inst              403                       # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu0.data              315                       # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu1.inst              403                       # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu1.data              315                       # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu2.inst              403                       # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu2.data              315                       # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu3.inst              403                       # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu3.data              315                       # number of ReadReq misses
 system.l2c.ReadReq_misses::total                 2872                       # number of ReadReq misses
-system.l2c.Writeback_accesses::0                  116                       # number of Writeback accesses(hits+misses)
+system.l2c.ReadExReq_misses::cpu0.data            139                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::cpu1.data            139                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::cpu2.data            139                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::cpu3.data            139                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::total                556                       # number of ReadExReq misses
+system.l2c.demand_misses::cpu0.inst               403                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.data               454                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.inst               403                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.data               454                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu2.inst               403                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu2.data               454                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu3.inst               403                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu3.data               454                       # number of demand (read+write) misses
+system.l2c.demand_misses::total                  3428                       # number of demand (read+write) misses
+system.l2c.overall_misses::cpu0.inst              403                       # number of overall misses
+system.l2c.overall_misses::cpu0.data              454                       # number of overall misses
+system.l2c.overall_misses::cpu1.inst              403                       # number of overall misses
+system.l2c.overall_misses::cpu1.data              454                       # number of overall misses
+system.l2c.overall_misses::cpu2.inst              403                       # number of overall misses
+system.l2c.overall_misses::cpu2.data              454                       # number of overall misses
+system.l2c.overall_misses::cpu3.inst              403                       # number of overall misses
+system.l2c.overall_misses::cpu3.data              454                       # number of overall misses
+system.l2c.overall_misses::total                 3428                       # number of overall misses
+system.l2c.ReadReq_accesses::cpu0.inst            463                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu0.data            324                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu1.inst            463                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu1.data            324                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu2.inst            463                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu2.data            324                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu3.inst            463                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu3.data            324                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::total               3148                       # number of ReadReq accesses(hits+misses)
+system.l2c.Writeback_accesses::writebacks          116                       # number of Writeback accesses(hits+misses)
 system.l2c.Writeback_accesses::total              116                       # number of Writeback accesses(hits+misses)
-system.l2c.Writeback_hits::0                      116                       # number of Writeback hits
-system.l2c.Writeback_hits::total                  116                       # number of Writeback hits
-system.l2c.avg_blocked_cycles::no_mshrs      no_value                       # average number of cycles each access was blocked
-system.l2c.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
-system.l2c.avg_refs                          0.113233                       # Average number of references to valid blocks.
-system.l2c.blocked::no_mshrs                        0                       # number of cycles access was blocked
-system.l2c.blocked::no_targets                      0                       # number of cycles access was blocked
+system.l2c.ReadExReq_accesses::cpu0.data          139                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu1.data          139                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu2.data          139                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu3.data          139                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::total              556                       # number of ReadExReq accesses(hits+misses)
+system.l2c.demand_accesses::cpu0.inst             463                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.data             463                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.inst             463                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.data             463                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu2.inst             463                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu2.data             463                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu3.inst             463                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu3.data             463                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::total                3704                       # number of demand (read+write) accesses
+system.l2c.overall_accesses::cpu0.inst            463                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.data            463                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.inst            463                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.data            463                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu2.inst            463                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu2.data            463                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu3.inst            463                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu3.data            463                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::total               3704                       # number of overall (read+write) accesses
+system.l2c.ReadReq_miss_rate::cpu0.inst      0.870410                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu0.data      0.972222                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu1.inst      0.870410                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu1.data      0.972222                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu2.inst      0.870410                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu2.data      0.972222                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu3.inst      0.870410                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu3.data      0.972222                       # miss rate for ReadReq accesses
+system.l2c.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::cpu3.data            1                       # miss rate for ReadExReq accesses
+system.l2c.demand_miss_rate::cpu0.inst       0.870410                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.data       0.980562                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.inst       0.870410                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.data       0.980562                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu2.inst       0.870410                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu2.data       0.980562                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu3.inst       0.870410                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu3.data       0.980562                       # miss rate for demand accesses
+system.l2c.overall_miss_rate::cpu0.inst      0.870410                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.data      0.980562                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.inst      0.870410                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.data      0.980562                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu2.inst      0.870410                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu2.data      0.980562                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu3.inst      0.870410                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu3.data      0.980562                       # miss rate for overall accesses
 system.l2c.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
 system.l2c.blocked_cycles::no_targets               0                       # number of cycles access was blocked
-system.l2c.cache_copies                             0                       # number of cache copies performed
-system.l2c.demand_accesses::0                     926                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::1                     926                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::2                     926                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::3                     926                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::total                3704                       # number of demand (read+write) accesses
-system.l2c.demand_avg_miss_latency::0               0                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::1               0                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::2               0                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::3               0                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::total            0                       # average overall miss latency
-system.l2c.demand_avg_mshr_miss_latency      no_value                       # average overall mshr miss latency
-system.l2c.demand_hits::0                          69                       # number of demand (read+write) hits
-system.l2c.demand_hits::1                          69                       # number of demand (read+write) hits
-system.l2c.demand_hits::2                          69                       # number of demand (read+write) hits
-system.l2c.demand_hits::3                          69                       # number of demand (read+write) hits
-system.l2c.demand_hits::total                     276                       # number of demand (read+write) hits
-system.l2c.demand_miss_latency                      0                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_rate::0               0.925486                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::1               0.925486                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::2               0.925486                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::3               0.925486                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::total           3.701944                       # miss rate for demand accesses
-system.l2c.demand_misses::0                       857                       # number of demand (read+write) misses
-system.l2c.demand_misses::1                       857                       # number of demand (read+write) misses
-system.l2c.demand_misses::2                       857                       # number of demand (read+write) misses
-system.l2c.demand_misses::3                       857                       # number of demand (read+write) misses
-system.l2c.demand_misses::total                  3428                       # number of demand (read+write) misses
-system.l2c.demand_mshr_hits                         0                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_miss_latency                 0                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_rate::0                 0                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::1                 0                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::2                 0                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::3                 0                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::total             0                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_misses                       0                       # number of demand (read+write) MSHR misses
+system.l2c.blocked::no_mshrs                        0                       # number of cycles access was blocked
+system.l2c.blocked::no_targets                      0                       # number of cycles access was blocked
+system.l2c.avg_blocked_cycles::no_mshrs      no_value                       # average number of cycles each access was blocked
+system.l2c.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
 system.l2c.fast_writes                              0                       # number of fast writes performed
-system.l2c.mshr_cap_events                          0                       # number of times MSHR cap was activated
+system.l2c.cache_copies                             0                       # number of cache copies performed
 system.l2c.no_allocate_misses                       0                       # Number of misses that were no-allocate
-system.l2c.occ_blocks::0                   486.328367                       # Average occupied blocks per context
-system.l2c.occ_blocks::1                   486.328367                       # Average occupied blocks per context
-system.l2c.occ_blocks::2                   486.328367                       # Average occupied blocks per context
-system.l2c.occ_blocks::3                   486.328367                       # Average occupied blocks per context
-system.l2c.occ_blocks::4                    17.466765                       # Average occupied blocks per context
-system.l2c.occ_percent::0                    0.007421                       # Average percentage of cache occupancy
-system.l2c.occ_percent::1                    0.007421                       # Average percentage of cache occupancy
-system.l2c.occ_percent::2                    0.007421                       # Average percentage of cache occupancy
-system.l2c.occ_percent::3                    0.007421                       # Average percentage of cache occupancy
-system.l2c.occ_percent::4                    0.000267                       # Average percentage of cache occupancy
-system.l2c.overall_accesses::0                    926                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::1                    926                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::2                    926                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::3                    926                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::total               3704                       # number of overall (read+write) accesses
-system.l2c.overall_avg_miss_latency::0              0                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::1              0                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::2              0                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::3              0                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::total            0                       # average overall miss latency
-system.l2c.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
-system.l2c.overall_hits::0                         69                       # number of overall hits
-system.l2c.overall_hits::1                         69                       # number of overall hits
-system.l2c.overall_hits::2                         69                       # number of overall hits
-system.l2c.overall_hits::3                         69                       # number of overall hits
-system.l2c.overall_hits::total                    276                       # number of overall hits
-system.l2c.overall_miss_latency                     0                       # number of overall miss cycles
-system.l2c.overall_miss_rate::0              0.925486                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::1              0.925486                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::2              0.925486                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::3              0.925486                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::total          3.701944                       # miss rate for overall accesses
-system.l2c.overall_misses::0                      857                       # number of overall misses
-system.l2c.overall_misses::1                      857                       # number of overall misses
-system.l2c.overall_misses::2                      857                       # number of overall misses
-system.l2c.overall_misses::3                      857                       # number of overall misses
-system.l2c.overall_misses::total                 3428                       # number of overall misses
-system.l2c.overall_mshr_hits                        0                       # number of overall MSHR hits
-system.l2c.overall_mshr_miss_latency                0                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_rate::0                0                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::1                0                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::2                0                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::3                0                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::total            0                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_misses                      0                       # number of overall MSHR misses
-system.l2c.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
-system.l2c.replacements                             0                       # number of replacements
-system.l2c.sampled_refs                          2932                       # Sample count of references to valid blocks.
-system.l2c.soft_prefetch_mshr_full                  0                       # number of mshr full events for SW prefetching instrutions
-system.l2c.tagsinuse                      1962.780232                       # Cycle average of tags in use
-system.l2c.total_refs                             332                       # Total number of references to valid blocks.
-system.l2c.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
-system.l2c.writebacks                               0                       # number of writebacks
 
 ---------- End Simulation Statistics   ----------
index fcea1bc6716c93a85915a82a3590f01c069a2c97..2501d972262bb3855d5f6725cad3427fa8c855b4 100644 (file)
@@ -1,6 +1,7 @@
 [root]
 type=Root
 children=system
+full_system=false
 time_sync_enable=false
 time_sync_period=100000000000
 time_sync_spin_threshold=100000000
@@ -8,8 +9,16 @@ time_sync_spin_threshold=100000000
 [system]
 type=System
 children=cpu0 cpu1 cpu2 cpu3 l2c membus physmem toL2Bus
+boot_osflags=a
+init_param=0
+kernel=
+load_addr_mask=1099511627775
 mem_mode=timing
+memories=system.physmem
+num_work_ids=16
 physmem=system.physmem
+readfile=
+symbolfile=
 work_begin_ckpt_count=0
 work_begin_cpu_id_exit=-1
 work_begin_exit_count=0
@@ -17,19 +26,22 @@ work_cpus_ckpt_count=0
 work_end_ckpt_count=0
 work_end_exit_count=0
 work_item_id=-1
+system_port=system.membus.slave[1]
 
 [system.cpu0]
 type=TimingSimpleCPU
-children=dcache dtb icache itb tracer workload
+children=dcache dtb icache interrupts itb tracer workload
 checker=Null
 clock=500
 cpu_id=0
 defer_registration=false
 do_checkpoint_insts=true
+do_quiesce=true
 do_statistics_insts=true
 dtb=system.cpu0.dtb
 function_trace=false
 function_trace_start=0
+interrupts=system.cpu0.interrupts
 itb=system.cpu0.itb
 max_insts_all_threads=0
 max_insts_any_thread=500000
@@ -37,6 +49,7 @@ max_loads_all_threads=0
 max_loads_any_thread=0
 numThreads=1
 phase=0
+profile=0
 progress_interval=0
 system=system
 tracer=system.cpu0.tracer
@@ -55,26 +68,19 @@ is_top_level=true
 latency=1000
 max_miss_count=0
 mshrs=4
-num_cpus=1
-prefetch_data_accesses_only=false
-prefetch_degree=1
-prefetch_latency=10000
 prefetch_on_access=false
-prefetch_past_page=false
-prefetch_policy=none
-prefetch_serial_squash=false
-prefetch_use_cpu_id=true
-prefetcher_size=100
+prefetcher=Null
 prioritizeRequests=false
 repl=Null
 size=32768
 subblock_size=0
+system=system
 tgts_per_mshr=8
 trace_addr=0
 two_queue=false
 write_buffers=8
 cpu_side=system.cpu0.dcache_port
-mem_side=system.toL2Bus.port[2]
+mem_side=system.toL2Bus.slave[1]
 
 [system.cpu0.dtb]
 type=AlphaTLB
@@ -91,26 +97,22 @@ is_top_level=true
 latency=1000
 max_miss_count=0
 mshrs=4
-num_cpus=1
-prefetch_data_accesses_only=false
-prefetch_degree=1
-prefetch_latency=10000
 prefetch_on_access=false
-prefetch_past_page=false
-prefetch_policy=none
-prefetch_serial_squash=false
-prefetch_use_cpu_id=true
-prefetcher_size=100
+prefetcher=Null
 prioritizeRequests=false
 repl=Null
 size=32768
 subblock_size=0
+system=system
 tgts_per_mshr=8
 trace_addr=0
 two_queue=false
 write_buffers=8
 cpu_side=system.cpu0.icache_port
-mem_side=system.toL2Bus.port[1]
+mem_side=system.toL2Bus.slave[0]
+
+[system.cpu0.interrupts]
+type=AlphaInterrupts
 
 [system.cpu0.itb]
 type=AlphaTLB
@@ -131,16 +133,18 @@ system=system
 
 [system.cpu1]
 type=TimingSimpleCPU
-children=dcache dtb icache itb tracer workload
+children=dcache dtb icache interrupts itb tracer workload
 checker=Null
 clock=500
 cpu_id=1
 defer_registration=false
 do_checkpoint_insts=true
+do_quiesce=true
 do_statistics_insts=true
 dtb=system.cpu1.dtb
 function_trace=false
 function_trace_start=0
+interrupts=system.cpu1.interrupts
 itb=system.cpu1.itb
 max_insts_all_threads=0
 max_insts_any_thread=500000
@@ -148,6 +152,7 @@ max_loads_all_threads=0
 max_loads_any_thread=0
 numThreads=1
 phase=0
+profile=0
 progress_interval=0
 system=system
 tracer=system.cpu1.tracer
@@ -166,26 +171,19 @@ is_top_level=true
 latency=1000
 max_miss_count=0
 mshrs=4
-num_cpus=1
-prefetch_data_accesses_only=false
-prefetch_degree=1
-prefetch_latency=10000
 prefetch_on_access=false
-prefetch_past_page=false
-prefetch_policy=none
-prefetch_serial_squash=false
-prefetch_use_cpu_id=true
-prefetcher_size=100
+prefetcher=Null
 prioritizeRequests=false
 repl=Null
 size=32768
 subblock_size=0
+system=system
 tgts_per_mshr=8
 trace_addr=0
 two_queue=false
 write_buffers=8
 cpu_side=system.cpu1.dcache_port
-mem_side=system.toL2Bus.port[4]
+mem_side=system.toL2Bus.slave[3]
 
 [system.cpu1.dtb]
 type=AlphaTLB
@@ -202,26 +200,22 @@ is_top_level=true
 latency=1000
 max_miss_count=0
 mshrs=4
-num_cpus=1
-prefetch_data_accesses_only=false
-prefetch_degree=1
-prefetch_latency=10000
 prefetch_on_access=false
-prefetch_past_page=false
-prefetch_policy=none
-prefetch_serial_squash=false
-prefetch_use_cpu_id=true
-prefetcher_size=100
+prefetcher=Null
 prioritizeRequests=false
 repl=Null
 size=32768
 subblock_size=0
+system=system
 tgts_per_mshr=8
 trace_addr=0
 two_queue=false
 write_buffers=8
 cpu_side=system.cpu1.icache_port
-mem_side=system.toL2Bus.port[3]
+mem_side=system.toL2Bus.slave[2]
+
+[system.cpu1.interrupts]
+type=AlphaInterrupts
 
 [system.cpu1.itb]
 type=AlphaTLB
@@ -242,16 +236,18 @@ system=system
 
 [system.cpu2]
 type=TimingSimpleCPU
-children=dcache dtb icache itb tracer workload
+children=dcache dtb icache interrupts itb tracer workload
 checker=Null
 clock=500
 cpu_id=2
 defer_registration=false
 do_checkpoint_insts=true
+do_quiesce=true
 do_statistics_insts=true
 dtb=system.cpu2.dtb
 function_trace=false
 function_trace_start=0
+interrupts=system.cpu2.interrupts
 itb=system.cpu2.itb
 max_insts_all_threads=0
 max_insts_any_thread=500000
@@ -259,6 +255,7 @@ max_loads_all_threads=0
 max_loads_any_thread=0
 numThreads=1
 phase=0
+profile=0
 progress_interval=0
 system=system
 tracer=system.cpu2.tracer
@@ -277,26 +274,19 @@ is_top_level=true
 latency=1000
 max_miss_count=0
 mshrs=4
-num_cpus=1
-prefetch_data_accesses_only=false
-prefetch_degree=1
-prefetch_latency=10000
 prefetch_on_access=false
-prefetch_past_page=false
-prefetch_policy=none
-prefetch_serial_squash=false
-prefetch_use_cpu_id=true
-prefetcher_size=100
+prefetcher=Null
 prioritizeRequests=false
 repl=Null
 size=32768
 subblock_size=0
+system=system
 tgts_per_mshr=8
 trace_addr=0
 two_queue=false
 write_buffers=8
 cpu_side=system.cpu2.dcache_port
-mem_side=system.toL2Bus.port[6]
+mem_side=system.toL2Bus.slave[5]
 
 [system.cpu2.dtb]
 type=AlphaTLB
@@ -313,26 +303,22 @@ is_top_level=true
 latency=1000
 max_miss_count=0
 mshrs=4
-num_cpus=1
-prefetch_data_accesses_only=false
-prefetch_degree=1
-prefetch_latency=10000
 prefetch_on_access=false
-prefetch_past_page=false
-prefetch_policy=none
-prefetch_serial_squash=false
-prefetch_use_cpu_id=true
-prefetcher_size=100
+prefetcher=Null
 prioritizeRequests=false
 repl=Null
 size=32768
 subblock_size=0
+system=system
 tgts_per_mshr=8
 trace_addr=0
 two_queue=false
 write_buffers=8
 cpu_side=system.cpu2.icache_port
-mem_side=system.toL2Bus.port[5]
+mem_side=system.toL2Bus.slave[4]
+
+[system.cpu2.interrupts]
+type=AlphaInterrupts
 
 [system.cpu2.itb]
 type=AlphaTLB
@@ -353,16 +339,18 @@ system=system
 
 [system.cpu3]
 type=TimingSimpleCPU
-children=dcache dtb icache itb tracer workload
+children=dcache dtb icache interrupts itb tracer workload
 checker=Null
 clock=500
 cpu_id=3
 defer_registration=false
 do_checkpoint_insts=true
+do_quiesce=true
 do_statistics_insts=true
 dtb=system.cpu3.dtb
 function_trace=false
 function_trace_start=0
+interrupts=system.cpu3.interrupts
 itb=system.cpu3.itb
 max_insts_all_threads=0
 max_insts_any_thread=500000
@@ -370,6 +358,7 @@ max_loads_all_threads=0
 max_loads_any_thread=0
 numThreads=1
 phase=0
+profile=0
 progress_interval=0
 system=system
 tracer=system.cpu3.tracer
@@ -388,26 +377,19 @@ is_top_level=true
 latency=1000
 max_miss_count=0
 mshrs=4
-num_cpus=1
-prefetch_data_accesses_only=false
-prefetch_degree=1
-prefetch_latency=10000
 prefetch_on_access=false
-prefetch_past_page=false
-prefetch_policy=none
-prefetch_serial_squash=false
-prefetch_use_cpu_id=true
-prefetcher_size=100
+prefetcher=Null
 prioritizeRequests=false
 repl=Null
 size=32768
 subblock_size=0
+system=system
 tgts_per_mshr=8
 trace_addr=0
 two_queue=false
 write_buffers=8
 cpu_side=system.cpu3.dcache_port
-mem_side=system.toL2Bus.port[8]
+mem_side=system.toL2Bus.slave[7]
 
 [system.cpu3.dtb]
 type=AlphaTLB
@@ -424,26 +406,22 @@ is_top_level=true
 latency=1000
 max_miss_count=0
 mshrs=4
-num_cpus=1
-prefetch_data_accesses_only=false
-prefetch_degree=1
-prefetch_latency=10000
 prefetch_on_access=false
-prefetch_past_page=false
-prefetch_policy=none
-prefetch_serial_squash=false
-prefetch_use_cpu_id=true
-prefetcher_size=100
+prefetcher=Null
 prioritizeRequests=false
 repl=Null
 size=32768
 subblock_size=0
+system=system
 tgts_per_mshr=8
 trace_addr=0
 two_queue=false
 write_buffers=8
 cpu_side=system.cpu3.icache_port
-mem_side=system.toL2Bus.port[7]
+mem_side=system.toL2Bus.slave[6]
+
+[system.cpu3.interrupts]
+type=AlphaInterrupts
 
 [system.cpu3.itb]
 type=AlphaTLB
@@ -473,26 +451,19 @@ is_top_level=false
 latency=10000
 max_miss_count=0
 mshrs=92
-num_cpus=4
-prefetch_data_accesses_only=false
-prefetch_degree=1
-prefetch_latency=100000
 prefetch_on_access=false
-prefetch_past_page=false
-prefetch_policy=none
-prefetch_serial_squash=false
-prefetch_use_cpu_id=true
-prefetcher_size=100
+prefetcher=Null
 prioritizeRequests=false
 repl=Null
 size=4194304
 subblock_size=0
+system=system
 tgts_per_mshr=16
 trace_addr=0
 two_queue=false
 write_buffers=8
-cpu_side=system.toL2Bus.port[0]
-mem_side=system.membus.port[0]
+cpu_side=system.toL2Bus.master[0]
+mem_side=system.membus.slave[0]
 
 [system.membus]
 type=Bus
@@ -502,7 +473,8 @@ clock=1000
 header_cycles=1
 use_default_range=false
 width=64
-port=system.l2c.mem_side system.physmem.port[0]
+master=system.physmem.port[0]
+slave=system.l2c.mem_side system.system_port
 
 [system.physmem]
 type=PhysicalMemory
@@ -512,7 +484,7 @@ latency_var=0
 null=false
 range=0:134217727
 zero=false
-port=system.membus.port[1]
+port=system.membus.master[0]
 
 [system.toL2Bus]
 type=Bus
@@ -522,5 +494,6 @@ clock=1000
 header_cycles=1
 use_default_range=false
 width=64
-port=system.l2c.cpu_side system.cpu0.icache.mem_side system.cpu0.dcache.mem_side system.cpu1.icache.mem_side system.cpu1.dcache.mem_side system.cpu2.icache.mem_side system.cpu2.dcache.mem_side system.cpu3.icache.mem_side system.cpu3.dcache.mem_side
+master=system.l2c.cpu_side
+slave=system.cpu0.icache.mem_side system.cpu0.dcache.mem_side system.cpu1.icache.mem_side system.cpu1.dcache.mem_side system.cpu2.icache.mem_side system.cpu2.dcache.mem_side system.cpu3.icache.mem_side system.cpu3.dcache.mem_side
 
index 98d9eda34f9e577e5357cf1ded11a7a2c8048b3e..8b296506eceedb32d787a409aa4698338cee9a06 100755 (executable)
@@ -1,9 +1,6 @@
 warn: Sockets disabled, not accepting gdb connections
-For more information see: http://www.m5sim.org/warn/d946bea6
-warn: Prefetch instrutions is Alpha do not do anything
-For more information see: http://www.m5sim.org/warn/3e0eccba
-warn: Prefetch instrutions is Alpha do not do anything
-For more information see: http://www.m5sim.org/warn/3e0eccba
+warn: Prefetch instructions in Alpha do not do anything
+warn: Prefetch instructions in Alpha do not do anything
 hack: be nice to actually delete the event here
 
 gzip: stdout: Broken pipe
@@ -11,5 +8,3 @@ gzip: stdout: Broken pipe
 gzip: stdout: Broken pipe
 
 gzip: stdout: Broken pipe
-
-gzip: stdout: Broken pipe
index 7540f8e2781f1f92c5fe78a3aafbe3b7dc25e2e0..ae6fe41da6b400c204b8488e835222f5c770375c 100755 (executable)
@@ -1,14 +1,10 @@
-M5 Simulator System
+gem5 Simulator System.  http://gem5.org
+gem5 is copyrighted software; use the --copyright option for details.
 
-Copyright (c) 2001-2008
-The Regents of The University of Michigan
-All Rights Reserved
-
-
-M5 compiled Apr 19 2011 11:52:53
-M5 started Apr 19 2011 12:04:57
-M5 executing on maize
-command line: build/ALPHA_SE/m5.fast -d build/ALPHA_SE/tests/fast/quick/30.eio-mp/alpha/eio/simple-timing-mp -re tests/run.py build/ALPHA_SE/tests/fast/quick/30.eio-mp/alpha/eio/simple-timing-mp
+gem5 compiled Feb 29 2012 00:47:21
+gem5 started Feb 29 2012 00:51:57
+gem5 executing on zizzer
+command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/quick/se/30.eio-mp/alpha/eio/simple-timing-mp -re tests/run.py build/ALPHA/tests/opt/quick/se/30.eio-mp/alpha/eio/simple-timing-mp
 Global frequency set at 1000000000000 ticks per second
 info: Entering event queue @ 0.  Starting simulation...
 main dictionary has 1245 entries
index 16349cad56561674c36b6e4caf5d4755eb6b8b7d..08b8531605723d8c034916e080836ed9183a4aed 100644 (file)
 
 ---------- Begin Simulation Statistics ----------
-host_inst_rate                                2200513                       # Simulator instruction rate (inst/s)
-host_mem_usage                                 209452                       # Number of bytes of host memory used
-host_seconds                                     0.91                       # Real time elapsed on the host
-host_tick_rate                              801856981                       # Simulator tick rate (ticks/s)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-sim_insts                                     1999954                       # Number of instructions simulated
 sim_seconds                                  0.000729                       # Number of seconds simulated
 sim_ticks                                   728920000                       # Number of ticks simulated
-system.cpu0.dcache.ReadReq_accesses            124435                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.ReadReq_avg_miss_latency 54891.975309                       # average ReadReq miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency 51891.975309                       # average ReadReq mshr miss latency
-system.cpu0.dcache.ReadReq_hits                124111                       # number of ReadReq hits
-system.cpu0.dcache.ReadReq_miss_latency      17785000                       # number of ReadReq miss cycles
-system.cpu0.dcache.ReadReq_miss_rate         0.002604                       # miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_misses                 324                       # number of ReadReq misses
-system.cpu0.dcache.ReadReq_mshr_miss_latency     16813000                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_miss_rate     0.002604                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_mshr_misses            324                       # number of ReadReq MSHR misses
-system.cpu0.dcache.WriteReq_accesses            56340                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_avg_miss_latency 56064.748201                       # average WriteReq miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency 53064.748201                       # average WriteReq mshr miss latency
-system.cpu0.dcache.WriteReq_hits                56201                       # number of WriteReq hits
-system.cpu0.dcache.WriteReq_miss_latency      7793000                       # number of WriteReq miss cycles
-system.cpu0.dcache.WriteReq_miss_rate        0.002467                       # miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_misses                139                       # number of WriteReq misses
-system.cpu0.dcache.WriteReq_mshr_miss_latency      7376000                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_rate     0.002467                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_mshr_misses           139                       # number of WriteReq MSHR misses
-system.cpu0.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
-system.cpu0.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
-system.cpu0.dcache.avg_refs                389.442765                       # Average number of references to valid blocks.
-system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
-system.cpu0.dcache.demand_accesses             180775                       # number of demand (read+write) accesses
-system.cpu0.dcache.demand_avg_miss_latency 55244.060475                       # average overall miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency 52244.060475                       # average overall mshr miss latency
-system.cpu0.dcache.demand_hits                 180312                       # number of demand (read+write) hits
-system.cpu0.dcache.demand_miss_latency       25578000                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.demand_miss_rate          0.002561                       # miss rate for demand accesses
-system.cpu0.dcache.demand_misses                  463                       # number of demand (read+write) misses
-system.cpu0.dcache.demand_mshr_hits                 0                       # number of demand (read+write) MSHR hits
-system.cpu0.dcache.demand_mshr_miss_latency     24189000                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_rate     0.002561                       # mshr miss rate for demand accesses
-system.cpu0.dcache.demand_mshr_misses             463                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
-system.cpu0.dcache.mshr_cap_events                  0                       # number of times MSHR cap was activated
-system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
-system.cpu0.dcache.occ_blocks::0           273.518805                       # Average occupied blocks per context
-system.cpu0.dcache.occ_percent::0            0.534216                       # Average percentage of cache occupancy
-system.cpu0.dcache.overall_accesses            180775                       # number of overall (read+write) accesses
-system.cpu0.dcache.overall_avg_miss_latency 55244.060475                       # average overall miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency 52244.060475                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
-system.cpu0.dcache.overall_hits                180312                       # number of overall hits
-system.cpu0.dcache.overall_miss_latency      25578000                       # number of overall miss cycles
-system.cpu0.dcache.overall_miss_rate         0.002561                       # miss rate for overall accesses
-system.cpu0.dcache.overall_misses                 463                       # number of overall misses
-system.cpu0.dcache.overall_mshr_hits                0                       # number of overall MSHR hits
-system.cpu0.dcache.overall_mshr_miss_latency     24189000                       # number of overall MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_rate     0.002561                       # mshr miss rate for overall accesses
-system.cpu0.dcache.overall_mshr_misses            463                       # number of overall MSHR misses
-system.cpu0.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
-system.cpu0.dcache.replacements                    61                       # number of replacements
-system.cpu0.dcache.sampled_refs                   463                       # Sample count of references to valid blocks.
-system.cpu0.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
-system.cpu0.dcache.tagsinuse               273.518805                       # Cycle average of tags in use
-system.cpu0.dcache.total_refs                  180312                       # Total number of references to valid blocks.
-system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
-system.cpu0.dcache.writebacks                      29                       # number of writebacks
-system.cpu0.dtb.data_accesses                  180793                       # DTB accesses
-system.cpu0.dtb.data_acv                            0                       # DTB access violations
-system.cpu0.dtb.data_hits                      180775                       # DTB hits
-system.cpu0.dtb.data_misses                        18                       # DTB misses
-system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
-system.cpu0.dtb.fetch_acv                           0                       # ITB acv
+final_tick                                  728920000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+sim_freq                                 1000000000000                       # Frequency of simulated ticks
+host_inst_rate                                1560894                       # Simulator instruction rate (inst/s)
+host_op_rate                                  1560871                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                              568880584                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 223172                       # Number of bytes of host memory used
+host_seconds                                     1.28                       # Real time elapsed on the host
+sim_insts                                     1999954                       # Number of instructions simulated
+sim_ops                                       1999954                       # Number of ops (including micro ops) simulated
+system.physmem.bytes_read                      219392                       # Number of bytes read from this memory
+system.physmem.bytes_inst_read                 103168                       # Number of instructions bytes read from this memory
+system.physmem.bytes_written                        0                       # Number of bytes written to this memory
+system.physmem.num_reads                         3428                       # Number of read requests responded to by this memory
+system.physmem.num_writes                           0                       # Number of write requests responded to by this memory
+system.physmem.num_other                            0                       # Number of other requests responded to by this memory
+system.physmem.bw_read                      300982275                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read                 141535422                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_total                     300982275                       # Total bandwidth to/from this memory (bytes/s)
 system.cpu0.dtb.fetch_hits                          0                       # ITB hits
 system.cpu0.dtb.fetch_misses                        0                       # ITB misses
-system.cpu0.dtb.read_accesses                  124443                       # DTB read accesses
-system.cpu0.dtb.read_acv                            0                       # DTB read access violations
+system.cpu0.dtb.fetch_acv                           0                       # ITB acv
+system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
 system.cpu0.dtb.read_hits                      124435                       # DTB read hits
 system.cpu0.dtb.read_misses                         8                       # DTB read misses
-system.cpu0.dtb.write_accesses                  56350                       # DTB write accesses
-system.cpu0.dtb.write_acv                           0                       # DTB write access violations
+system.cpu0.dtb.read_acv                            0                       # DTB read access violations
+system.cpu0.dtb.read_accesses                  124443                       # DTB read accesses
 system.cpu0.dtb.write_hits                      56340                       # DTB write hits
 system.cpu0.dtb.write_misses                       10                       # DTB write misses
-system.cpu0.icache.ReadReq_accesses            500020                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.ReadReq_avg_miss_latency 50699.784017                       # average ReadReq miss latency
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency 47699.784017                       # average ReadReq mshr miss latency
-system.cpu0.icache.ReadReq_hits                499557                       # number of ReadReq hits
-system.cpu0.icache.ReadReq_miss_latency      23474000                       # number of ReadReq miss cycles
-system.cpu0.icache.ReadReq_miss_rate         0.000926                       # miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_misses                 463                       # number of ReadReq misses
-system.cpu0.icache.ReadReq_mshr_miss_latency     22085000                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_miss_rate     0.000926                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_mshr_misses            463                       # number of ReadReq MSHR misses
-system.cpu0.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
-system.cpu0.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
-system.cpu0.icache.avg_refs               1078.956803                       # Average number of references to valid blocks.
-system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
-system.cpu0.icache.demand_accesses             500020                       # number of demand (read+write) accesses
-system.cpu0.icache.demand_avg_miss_latency 50699.784017                       # average overall miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency 47699.784017                       # average overall mshr miss latency
-system.cpu0.icache.demand_hits                 499557                       # number of demand (read+write) hits
-system.cpu0.icache.demand_miss_latency       23474000                       # number of demand (read+write) miss cycles
-system.cpu0.icache.demand_miss_rate          0.000926                       # miss rate for demand accesses
-system.cpu0.icache.demand_misses                  463                       # number of demand (read+write) misses
-system.cpu0.icache.demand_mshr_hits                 0                       # number of demand (read+write) MSHR hits
-system.cpu0.icache.demand_mshr_miss_latency     22085000                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_rate     0.000926                       # mshr miss rate for demand accesses
-system.cpu0.icache.demand_mshr_misses             463                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
-system.cpu0.icache.mshr_cap_events                  0                       # number of times MSHR cap was activated
-system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
-system.cpu0.icache.occ_blocks::0           216.390931                       # Average occupied blocks per context
-system.cpu0.icache.occ_percent::0            0.422639                       # Average percentage of cache occupancy
-system.cpu0.icache.overall_accesses            500020                       # number of overall (read+write) accesses
-system.cpu0.icache.overall_avg_miss_latency 50699.784017                       # average overall miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency 47699.784017                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
-system.cpu0.icache.overall_hits                499557                       # number of overall hits
-system.cpu0.icache.overall_miss_latency      23474000                       # number of overall miss cycles
-system.cpu0.icache.overall_miss_rate         0.000926                       # miss rate for overall accesses
-system.cpu0.icache.overall_misses                 463                       # number of overall misses
-system.cpu0.icache.overall_mshr_hits                0                       # number of overall MSHR hits
-system.cpu0.icache.overall_mshr_miss_latency     22085000                       # number of overall MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_rate     0.000926                       # mshr miss rate for overall accesses
-system.cpu0.icache.overall_mshr_misses            463                       # number of overall MSHR misses
-system.cpu0.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
-system.cpu0.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
-system.cpu0.icache.replacements                   152                       # number of replacements
-system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
-system.cpu0.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
-system.cpu0.icache.tagsinuse               216.390931                       # Cycle average of tags in use
-system.cpu0.icache.total_refs                  499557                       # Total number of references to valid blocks.
-system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
-system.cpu0.icache.writebacks                       0                       # number of writebacks
-system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
-system.cpu0.itb.data_accesses                       0                       # DTB accesses
-system.cpu0.itb.data_acv                            0                       # DTB access violations
-system.cpu0.itb.data_hits                           0                       # DTB hits
-system.cpu0.itb.data_misses                         0                       # DTB misses
-system.cpu0.itb.fetch_accesses                 500033                       # ITB accesses
-system.cpu0.itb.fetch_acv                           0                       # ITB acv
+system.cpu0.dtb.write_acv                           0                       # DTB write access violations
+system.cpu0.dtb.write_accesses                  56350                       # DTB write accesses
+system.cpu0.dtb.data_hits                      180775                       # DTB hits
+system.cpu0.dtb.data_misses                        18                       # DTB misses
+system.cpu0.dtb.data_acv                            0                       # DTB access violations
+system.cpu0.dtb.data_accesses                  180793                       # DTB accesses
 system.cpu0.itb.fetch_hits                     500020                       # ITB hits
 system.cpu0.itb.fetch_misses                       13                       # ITB misses
-system.cpu0.itb.read_accesses                       0                       # DTB read accesses
-system.cpu0.itb.read_acv                            0                       # DTB read access violations
+system.cpu0.itb.fetch_acv                           0                       # ITB acv
+system.cpu0.itb.fetch_accesses                 500033                       # ITB accesses
 system.cpu0.itb.read_hits                           0                       # DTB read hits
 system.cpu0.itb.read_misses                         0                       # DTB read misses
-system.cpu0.itb.write_accesses                      0                       # DTB write accesses
-system.cpu0.itb.write_acv                           0                       # DTB write access violations
+system.cpu0.itb.read_acv                            0                       # DTB read access violations
+system.cpu0.itb.read_accesses                       0                       # DTB read accesses
 system.cpu0.itb.write_hits                          0                       # DTB write hits
 system.cpu0.itb.write_misses                        0                       # DTB write misses
-system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
+system.cpu0.itb.write_acv                           0                       # DTB write access violations
+system.cpu0.itb.write_accesses                      0                       # DTB write accesses
+system.cpu0.itb.data_hits                           0                       # DTB hits
+system.cpu0.itb.data_misses                         0                       # DTB misses
+system.cpu0.itb.data_acv                            0                       # DTB access violations
+system.cpu0.itb.data_accesses                       0                       # DTB accesses
+system.cpu0.workload.num_syscalls                  18                       # Number of system calls
 system.cpu0.numCycles                         1457840                       # number of cpu cycles simulated
-system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
 system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
-system.cpu0.num_busy_cycles                   1457840                       # Number of busy cycles
-system.cpu0.num_conditional_control_insts        38180                       # number of instructions that are conditional controls
+system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
+system.cpu0.committedInsts                     500001                       # Number of instructions committed
+system.cpu0.committedOps                       500001                       # Number of ops (including micro ops) committed
+system.cpu0.num_int_alu_accesses               474689                       # Number of integer alu accesses
 system.cpu0.num_fp_alu_accesses                    32                       # Number of float alu accesses
-system.cpu0.num_fp_insts                           32                       # number of float instructions
-system.cpu0.num_fp_register_reads                  32                       # number of times the floating registers were read
-system.cpu0.num_fp_register_writes                 16                       # number of times the floating registers were written
 system.cpu0.num_func_calls                      14357                       # number of times a function call or return occured
-system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
-system.cpu0.num_insts                          500001                       # Number of instructions executed
-system.cpu0.num_int_alu_accesses               474689                       # Number of integer alu accesses
+system.cpu0.num_conditional_control_insts        38180                       # number of instructions that are conditional controls
 system.cpu0.num_int_insts                      474689                       # number of integer instructions
+system.cpu0.num_fp_insts                           32                       # number of float instructions
 system.cpu0.num_int_register_reads             654286                       # number of times the integer registers were read
 system.cpu0.num_int_register_writes            371542                       # number of times the integer registers were written
-system.cpu0.num_load_insts                     124443                       # Number of load instructions
+system.cpu0.num_fp_register_reads                  32                       # number of times the floating registers were read
+system.cpu0.num_fp_register_writes                 16                       # number of times the floating registers were written
 system.cpu0.num_mem_refs                       180793                       # number of memory refs
+system.cpu0.num_load_insts                     124443                       # Number of load instructions
 system.cpu0.num_store_insts                     56350                       # Number of store instructions
-system.cpu0.workload.num_syscalls                  18                       # Number of system calls
-system.cpu1.dcache.ReadReq_accesses            124435                       # number of ReadReq accesses(hits+misses)
-system.cpu1.dcache.ReadReq_avg_miss_latency 54891.975309                       # average ReadReq miss latency
-system.cpu1.dcache.ReadReq_avg_mshr_miss_latency 51891.975309                       # average ReadReq mshr miss latency
-system.cpu1.dcache.ReadReq_hits                124111                       # number of ReadReq hits
-system.cpu1.dcache.ReadReq_miss_latency      17785000                       # number of ReadReq miss cycles
-system.cpu1.dcache.ReadReq_miss_rate         0.002604                       # miss rate for ReadReq accesses
-system.cpu1.dcache.ReadReq_misses                 324                       # number of ReadReq misses
-system.cpu1.dcache.ReadReq_mshr_miss_latency     16813000                       # number of ReadReq MSHR miss cycles
-system.cpu1.dcache.ReadReq_mshr_miss_rate     0.002604                       # mshr miss rate for ReadReq accesses
-system.cpu1.dcache.ReadReq_mshr_misses            324                       # number of ReadReq MSHR misses
-system.cpu1.dcache.WriteReq_accesses            56339                       # number of WriteReq accesses(hits+misses)
-system.cpu1.dcache.WriteReq_avg_miss_latency 56136.690647                       # average WriteReq miss latency
-system.cpu1.dcache.WriteReq_avg_mshr_miss_latency 53136.690647                       # average WriteReq mshr miss latency
-system.cpu1.dcache.WriteReq_hits                56200                       # number of WriteReq hits
-system.cpu1.dcache.WriteReq_miss_latency      7803000                       # number of WriteReq miss cycles
-system.cpu1.dcache.WriteReq_miss_rate        0.002467                       # miss rate for WriteReq accesses
-system.cpu1.dcache.WriteReq_misses                139                       # number of WriteReq misses
-system.cpu1.dcache.WriteReq_mshr_miss_latency      7386000                       # number of WriteReq MSHR miss cycles
-system.cpu1.dcache.WriteReq_mshr_miss_rate     0.002467                       # mshr miss rate for WriteReq accesses
-system.cpu1.dcache.WriteReq_mshr_misses           139                       # number of WriteReq MSHR misses
-system.cpu1.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
-system.cpu1.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
-system.cpu1.dcache.avg_refs                389.440605                       # Average number of references to valid blocks.
-system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
-system.cpu1.dcache.demand_accesses             180774                       # number of demand (read+write) accesses
-system.cpu1.dcache.demand_avg_miss_latency 55265.658747                       # average overall miss latency
-system.cpu1.dcache.demand_avg_mshr_miss_latency 52265.658747                       # average overall mshr miss latency
-system.cpu1.dcache.demand_hits                 180311                       # number of demand (read+write) hits
-system.cpu1.dcache.demand_miss_latency       25588000                       # number of demand (read+write) miss cycles
-system.cpu1.dcache.demand_miss_rate          0.002561                       # miss rate for demand accesses
-system.cpu1.dcache.demand_misses                  463                       # number of demand (read+write) misses
-system.cpu1.dcache.demand_mshr_hits                 0                       # number of demand (read+write) MSHR hits
-system.cpu1.dcache.demand_mshr_miss_latency     24199000                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.dcache.demand_mshr_miss_rate     0.002561                       # mshr miss rate for demand accesses
-system.cpu1.dcache.demand_mshr_misses             463                       # number of demand (read+write) MSHR misses
-system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
-system.cpu1.dcache.mshr_cap_events                  0                       # number of times MSHR cap was activated
-system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
-system.cpu1.dcache.occ_blocks::0           273.512548                       # Average occupied blocks per context
-system.cpu1.dcache.occ_percent::0            0.534204                       # Average percentage of cache occupancy
-system.cpu1.dcache.overall_accesses            180774                       # number of overall (read+write) accesses
-system.cpu1.dcache.overall_avg_miss_latency 55265.658747                       # average overall miss latency
-system.cpu1.dcache.overall_avg_mshr_miss_latency 52265.658747                       # average overall mshr miss latency
-system.cpu1.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
-system.cpu1.dcache.overall_hits                180311                       # number of overall hits
-system.cpu1.dcache.overall_miss_latency      25588000                       # number of overall miss cycles
-system.cpu1.dcache.overall_miss_rate         0.002561                       # miss rate for overall accesses
-system.cpu1.dcache.overall_misses                 463                       # number of overall misses
-system.cpu1.dcache.overall_mshr_hits                0                       # number of overall MSHR hits
-system.cpu1.dcache.overall_mshr_miss_latency     24199000                       # number of overall MSHR miss cycles
-system.cpu1.dcache.overall_mshr_miss_rate     0.002561                       # mshr miss rate for overall accesses
-system.cpu1.dcache.overall_mshr_misses            463                       # number of overall MSHR misses
-system.cpu1.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
-system.cpu1.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
-system.cpu1.dcache.replacements                    61                       # number of replacements
-system.cpu1.dcache.sampled_refs                   463                       # Sample count of references to valid blocks.
-system.cpu1.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
-system.cpu1.dcache.tagsinuse               273.512548                       # Cycle average of tags in use
-system.cpu1.dcache.total_refs                  180311                       # Total number of references to valid blocks.
-system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
-system.cpu1.dcache.writebacks                      29                       # number of writebacks
-system.cpu1.dtb.data_accesses                  180792                       # DTB accesses
-system.cpu1.dtb.data_acv                            0                       # DTB access violations
-system.cpu1.dtb.data_hits                      180774                       # DTB hits
-system.cpu1.dtb.data_misses                        18                       # DTB misses
-system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
-system.cpu1.dtb.fetch_acv                           0                       # ITB acv
+system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
+system.cpu0.num_busy_cycles                   1457840                       # Number of busy cycles
+system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
+system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
+system.cpu0.icache.replacements                   152                       # number of replacements
+system.cpu0.icache.tagsinuse               216.390931                       # Cycle average of tags in use
+system.cpu0.icache.total_refs                  499557                       # Total number of references to valid blocks.
+system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
+system.cpu0.icache.avg_refs               1078.956803                       # Average number of references to valid blocks.
+system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
+system.cpu0.icache.occ_blocks::cpu0.inst   216.390931                       # Average occupied blocks per requestor
+system.cpu0.icache.occ_percent::cpu0.inst     0.422639                       # Average percentage of cache occupancy
+system.cpu0.icache.occ_percent::total        0.422639                       # Average percentage of cache occupancy
+system.cpu0.icache.ReadReq_hits::cpu0.inst       499557                       # number of ReadReq hits
+system.cpu0.icache.ReadReq_hits::total         499557                       # number of ReadReq hits
+system.cpu0.icache.demand_hits::cpu0.inst       499557                       # number of demand (read+write) hits
+system.cpu0.icache.demand_hits::total          499557                       # number of demand (read+write) hits
+system.cpu0.icache.overall_hits::cpu0.inst       499557                       # number of overall hits
+system.cpu0.icache.overall_hits::total         499557                       # number of overall hits
+system.cpu0.icache.ReadReq_misses::cpu0.inst          463                       # number of ReadReq misses
+system.cpu0.icache.ReadReq_misses::total          463                       # number of ReadReq misses
+system.cpu0.icache.demand_misses::cpu0.inst          463                       # number of demand (read+write) misses
+system.cpu0.icache.demand_misses::total           463                       # number of demand (read+write) misses
+system.cpu0.icache.overall_misses::cpu0.inst          463                       # number of overall misses
+system.cpu0.icache.overall_misses::total          463                       # number of overall misses
+system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     23474000                       # number of ReadReq miss cycles
+system.cpu0.icache.ReadReq_miss_latency::total     23474000                       # number of ReadReq miss cycles
+system.cpu0.icache.demand_miss_latency::cpu0.inst     23474000                       # number of demand (read+write) miss cycles
+system.cpu0.icache.demand_miss_latency::total     23474000                       # number of demand (read+write) miss cycles
+system.cpu0.icache.overall_miss_latency::cpu0.inst     23474000                       # number of overall miss cycles
+system.cpu0.icache.overall_miss_latency::total     23474000                       # number of overall miss cycles
+system.cpu0.icache.ReadReq_accesses::cpu0.inst       500020                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_accesses::total       500020                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.demand_accesses::cpu0.inst       500020                       # number of demand (read+write) accesses
+system.cpu0.icache.demand_accesses::total       500020                       # number of demand (read+write) accesses
+system.cpu0.icache.overall_accesses::cpu0.inst       500020                       # number of overall (read+write) accesses
+system.cpu0.icache.overall_accesses::total       500020                       # number of overall (read+write) accesses
+system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000926                       # miss rate for ReadReq accesses
+system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000926                       # miss rate for demand accesses
+system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000926                       # miss rate for overall accesses
+system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 50699.784017                       # average ReadReq miss latency
+system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 50699.784017                       # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 50699.784017                       # average overall miss latency
+system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
+system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
+system.cpu0.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
+system.cpu0.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
+system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
+system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
+system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          463                       # number of ReadReq MSHR misses
+system.cpu0.icache.ReadReq_mshr_misses::total          463                       # number of ReadReq MSHR misses
+system.cpu0.icache.demand_mshr_misses::cpu0.inst          463                       # number of demand (read+write) MSHR misses
+system.cpu0.icache.demand_mshr_misses::total          463                       # number of demand (read+write) MSHR misses
+system.cpu0.icache.overall_mshr_misses::cpu0.inst          463                       # number of overall MSHR misses
+system.cpu0.icache.overall_mshr_misses::total          463                       # number of overall MSHR misses
+system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     22085000                       # number of ReadReq MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_miss_latency::total     22085000                       # number of ReadReq MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     22085000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::total     22085000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     22085000                       # number of overall MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::total     22085000                       # number of overall MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.000926                       # mshr miss rate for ReadReq accesses
+system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.000926                       # mshr miss rate for demand accesses
+system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.000926                       # mshr miss rate for overall accesses
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 47699.784017                       # average ReadReq mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 47699.784017                       # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 47699.784017                       # average overall mshr miss latency
+system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
+system.cpu0.dcache.replacements                    61                       # number of replacements
+system.cpu0.dcache.tagsinuse               273.518805                       # Cycle average of tags in use
+system.cpu0.dcache.total_refs                  180312                       # Total number of references to valid blocks.
+system.cpu0.dcache.sampled_refs                   463                       # Sample count of references to valid blocks.
+system.cpu0.dcache.avg_refs                389.442765                       # Average number of references to valid blocks.
+system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
+system.cpu0.dcache.occ_blocks::cpu0.data   273.518805                       # Average occupied blocks per requestor
+system.cpu0.dcache.occ_percent::cpu0.data     0.534216                       # Average percentage of cache occupancy
+system.cpu0.dcache.occ_percent::total        0.534216                       # Average percentage of cache occupancy
+system.cpu0.dcache.ReadReq_hits::cpu0.data       124111                       # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::total         124111                       # number of ReadReq hits
+system.cpu0.dcache.WriteReq_hits::cpu0.data        56201                       # number of WriteReq hits
+system.cpu0.dcache.WriteReq_hits::total         56201                       # number of WriteReq hits
+system.cpu0.dcache.demand_hits::cpu0.data       180312                       # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::total          180312                       # number of demand (read+write) hits
+system.cpu0.dcache.overall_hits::cpu0.data       180312                       # number of overall hits
+system.cpu0.dcache.overall_hits::total         180312                       # number of overall hits
+system.cpu0.dcache.ReadReq_misses::cpu0.data          324                       # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::total          324                       # number of ReadReq misses
+system.cpu0.dcache.WriteReq_misses::cpu0.data          139                       # number of WriteReq misses
+system.cpu0.dcache.WriteReq_misses::total          139                       # number of WriteReq misses
+system.cpu0.dcache.demand_misses::cpu0.data          463                       # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::total           463                       # number of demand (read+write) misses
+system.cpu0.dcache.overall_misses::cpu0.data          463                       # number of overall misses
+system.cpu0.dcache.overall_misses::total          463                       # number of overall misses
+system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     17785000                       # number of ReadReq miss cycles
+system.cpu0.dcache.ReadReq_miss_latency::total     17785000                       # number of ReadReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::cpu0.data      7793000                       # number of WriteReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::total      7793000                       # number of WriteReq miss cycles
+system.cpu0.dcache.demand_miss_latency::cpu0.data     25578000                       # number of demand (read+write) miss cycles
+system.cpu0.dcache.demand_miss_latency::total     25578000                       # number of demand (read+write) miss cycles
+system.cpu0.dcache.overall_miss_latency::cpu0.data     25578000                       # number of overall miss cycles
+system.cpu0.dcache.overall_miss_latency::total     25578000                       # number of overall miss cycles
+system.cpu0.dcache.ReadReq_accesses::cpu0.data       124435                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_accesses::total       124435                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::cpu0.data        56340                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::total        56340                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.demand_accesses::cpu0.data       180775                       # number of demand (read+write) accesses
+system.cpu0.dcache.demand_accesses::total       180775                       # number of demand (read+write) accesses
+system.cpu0.dcache.overall_accesses::cpu0.data       180775                       # number of overall (read+write) accesses
+system.cpu0.dcache.overall_accesses::total       180775                       # number of overall (read+write) accesses
+system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.002604                       # miss rate for ReadReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.002467                       # miss rate for WriteReq accesses
+system.cpu0.dcache.demand_miss_rate::cpu0.data     0.002561                       # miss rate for demand accesses
+system.cpu0.dcache.overall_miss_rate::cpu0.data     0.002561                       # miss rate for overall accesses
+system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 54891.975309                       # average ReadReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 56064.748201                       # average WriteReq miss latency
+system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 55244.060475                       # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 55244.060475                       # average overall miss latency
+system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
+system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
+system.cpu0.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
+system.cpu0.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
+system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
+system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
+system.cpu0.dcache.writebacks::writebacks           29                       # number of writebacks
+system.cpu0.dcache.writebacks::total               29                       # number of writebacks
+system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          324                       # number of ReadReq MSHR misses
+system.cpu0.dcache.ReadReq_mshr_misses::total          324                       # number of ReadReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          139                       # number of WriteReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::total          139                       # number of WriteReq MSHR misses
+system.cpu0.dcache.demand_mshr_misses::cpu0.data          463                       # number of demand (read+write) MSHR misses
+system.cpu0.dcache.demand_mshr_misses::total          463                       # number of demand (read+write) MSHR misses
+system.cpu0.dcache.overall_mshr_misses::cpu0.data          463                       # number of overall MSHR misses
+system.cpu0.dcache.overall_mshr_misses::total          463                       # number of overall MSHR misses
+system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     16813000                       # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_miss_latency::total     16813000                       # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data      7376000                       # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::total      7376000                       # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     24189000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::total     24189000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     24189000                       # number of overall MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::total     24189000                       # number of overall MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.002604                       # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.002467                       # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.002561                       # mshr miss rate for demand accesses
+system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.002561                       # mshr miss rate for overall accesses
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 51891.975309                       # average ReadReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 53064.748201                       # average WriteReq mshr miss latency
+system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 52244.060475                       # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 52244.060475                       # average overall mshr miss latency
+system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
 system.cpu1.dtb.fetch_hits                          0                       # ITB hits
 system.cpu1.dtb.fetch_misses                        0                       # ITB misses
-system.cpu1.dtb.read_accesses                  124443                       # DTB read accesses
-system.cpu1.dtb.read_acv                            0                       # DTB read access violations
+system.cpu1.dtb.fetch_acv                           0                       # ITB acv
+system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
 system.cpu1.dtb.read_hits                      124435                       # DTB read hits
 system.cpu1.dtb.read_misses                         8                       # DTB read misses
-system.cpu1.dtb.write_accesses                  56349                       # DTB write accesses
-system.cpu1.dtb.write_acv                           0                       # DTB write access violations
+system.cpu1.dtb.read_acv                            0                       # DTB read access violations
+system.cpu1.dtb.read_accesses                  124443                       # DTB read accesses
 system.cpu1.dtb.write_hits                      56339                       # DTB write hits
 system.cpu1.dtb.write_misses                       10                       # DTB write misses
-system.cpu1.icache.ReadReq_accesses            500012                       # number of ReadReq accesses(hits+misses)
-system.cpu1.icache.ReadReq_avg_miss_latency 50697.624190                       # average ReadReq miss latency
-system.cpu1.icache.ReadReq_avg_mshr_miss_latency 47697.624190                       # average ReadReq mshr miss latency
-system.cpu1.icache.ReadReq_hits                499549                       # number of ReadReq hits
-system.cpu1.icache.ReadReq_miss_latency      23473000                       # number of ReadReq miss cycles
-system.cpu1.icache.ReadReq_miss_rate         0.000926                       # miss rate for ReadReq accesses
-system.cpu1.icache.ReadReq_misses                 463                       # number of ReadReq misses
-system.cpu1.icache.ReadReq_mshr_miss_latency     22084000                       # number of ReadReq MSHR miss cycles
-system.cpu1.icache.ReadReq_mshr_miss_rate     0.000926                       # mshr miss rate for ReadReq accesses
-system.cpu1.icache.ReadReq_mshr_misses            463                       # number of ReadReq MSHR misses
-system.cpu1.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
-system.cpu1.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
-system.cpu1.icache.avg_refs               1078.939525                       # Average number of references to valid blocks.
-system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
-system.cpu1.icache.demand_accesses             500012                       # number of demand (read+write) accesses
-system.cpu1.icache.demand_avg_miss_latency 50697.624190                       # average overall miss latency
-system.cpu1.icache.demand_avg_mshr_miss_latency 47697.624190                       # average overall mshr miss latency
-system.cpu1.icache.demand_hits                 499549                       # number of demand (read+write) hits
-system.cpu1.icache.demand_miss_latency       23473000                       # number of demand (read+write) miss cycles
-system.cpu1.icache.demand_miss_rate          0.000926                       # miss rate for demand accesses
-system.cpu1.icache.demand_misses                  463                       # number of demand (read+write) misses
-system.cpu1.icache.demand_mshr_hits                 0                       # number of demand (read+write) MSHR hits
-system.cpu1.icache.demand_mshr_miss_latency     22084000                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.icache.demand_mshr_miss_rate     0.000926                       # mshr miss rate for demand accesses
-system.cpu1.icache.demand_mshr_misses             463                       # number of demand (read+write) MSHR misses
-system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
-system.cpu1.icache.mshr_cap_events                  0                       # number of times MSHR cap was activated
-system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
-system.cpu1.icache.occ_blocks::0           216.386658                       # Average occupied blocks per context
-system.cpu1.icache.occ_percent::0            0.422630                       # Average percentage of cache occupancy
-system.cpu1.icache.overall_accesses            500012                       # number of overall (read+write) accesses
-system.cpu1.icache.overall_avg_miss_latency 50697.624190                       # average overall miss latency
-system.cpu1.icache.overall_avg_mshr_miss_latency 47697.624190                       # average overall mshr miss latency
-system.cpu1.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
-system.cpu1.icache.overall_hits                499549                       # number of overall hits
-system.cpu1.icache.overall_miss_latency      23473000                       # number of overall miss cycles
-system.cpu1.icache.overall_miss_rate         0.000926                       # miss rate for overall accesses
-system.cpu1.icache.overall_misses                 463                       # number of overall misses
-system.cpu1.icache.overall_mshr_hits                0                       # number of overall MSHR hits
-system.cpu1.icache.overall_mshr_miss_latency     22084000                       # number of overall MSHR miss cycles
-system.cpu1.icache.overall_mshr_miss_rate     0.000926                       # mshr miss rate for overall accesses
-system.cpu1.icache.overall_mshr_misses            463                       # number of overall MSHR misses
-system.cpu1.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
-system.cpu1.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
-system.cpu1.icache.replacements                   152                       # number of replacements
-system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
-system.cpu1.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
-system.cpu1.icache.tagsinuse               216.386658                       # Cycle average of tags in use
-system.cpu1.icache.total_refs                  499549                       # Total number of references to valid blocks.
-system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
-system.cpu1.icache.writebacks                       0                       # number of writebacks
-system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
-system.cpu1.itb.data_accesses                       0                       # DTB accesses
-system.cpu1.itb.data_acv                            0                       # DTB access violations
-system.cpu1.itb.data_hits                           0                       # DTB hits
-system.cpu1.itb.data_misses                         0                       # DTB misses
-system.cpu1.itb.fetch_accesses                 500025                       # ITB accesses
-system.cpu1.itb.fetch_acv                           0                       # ITB acv
+system.cpu1.dtb.write_acv                           0                       # DTB write access violations
+system.cpu1.dtb.write_accesses                  56349                       # DTB write accesses
+system.cpu1.dtb.data_hits                      180774                       # DTB hits
+system.cpu1.dtb.data_misses                        18                       # DTB misses
+system.cpu1.dtb.data_acv                            0                       # DTB access violations
+system.cpu1.dtb.data_accesses                  180792                       # DTB accesses
 system.cpu1.itb.fetch_hits                     500012                       # ITB hits
 system.cpu1.itb.fetch_misses                       13                       # ITB misses
-system.cpu1.itb.read_accesses                       0                       # DTB read accesses
-system.cpu1.itb.read_acv                            0                       # DTB read access violations
+system.cpu1.itb.fetch_acv                           0                       # ITB acv
+system.cpu1.itb.fetch_accesses                 500025                       # ITB accesses
 system.cpu1.itb.read_hits                           0                       # DTB read hits
 system.cpu1.itb.read_misses                         0                       # DTB read misses
-system.cpu1.itb.write_accesses                      0                       # DTB write accesses
-system.cpu1.itb.write_acv                           0                       # DTB write access violations
+system.cpu1.itb.read_acv                            0                       # DTB read access violations
+system.cpu1.itb.read_accesses                       0                       # DTB read accesses
 system.cpu1.itb.write_hits                          0                       # DTB write hits
 system.cpu1.itb.write_misses                        0                       # DTB write misses
-system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
+system.cpu1.itb.write_acv                           0                       # DTB write access violations
+system.cpu1.itb.write_accesses                      0                       # DTB write accesses
+system.cpu1.itb.data_hits                           0                       # DTB hits
+system.cpu1.itb.data_misses                         0                       # DTB misses
+system.cpu1.itb.data_acv                            0                       # DTB access violations
+system.cpu1.itb.data_accesses                       0                       # DTB accesses
+system.cpu1.workload.num_syscalls                  18                       # Number of system calls
 system.cpu1.numCycles                         1457840                       # number of cpu cycles simulated
-system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
 system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
-system.cpu1.num_busy_cycles                   1457840                       # Number of busy cycles
-system.cpu1.num_conditional_control_insts        38179                       # number of instructions that are conditional controls
+system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
+system.cpu1.committedInsts                     499993                       # Number of instructions committed
+system.cpu1.committedOps                       499993                       # Number of ops (including micro ops) committed
+system.cpu1.num_int_alu_accesses               474681                       # Number of integer alu accesses
 system.cpu1.num_fp_alu_accesses                    32                       # Number of float alu accesses
-system.cpu1.num_fp_insts                           32                       # number of float instructions
-system.cpu1.num_fp_register_reads                  32                       # number of times the floating registers were read
-system.cpu1.num_fp_register_writes                 16                       # number of times the floating registers were written
 system.cpu1.num_func_calls                      14357                       # number of times a function call or return occured
-system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
-system.cpu1.num_insts                          499993                       # Number of instructions executed
-system.cpu1.num_int_alu_accesses               474681                       # Number of integer alu accesses
+system.cpu1.num_conditional_control_insts        38179                       # number of instructions that are conditional controls
 system.cpu1.num_int_insts                      474681                       # number of integer instructions
+system.cpu1.num_fp_insts                           32                       # number of float instructions
 system.cpu1.num_int_register_reads             654273                       # number of times the integer registers were read
 system.cpu1.num_int_register_writes            371536                       # number of times the integer registers were written
-system.cpu1.num_load_insts                     124443                       # Number of load instructions
+system.cpu1.num_fp_register_reads                  32                       # number of times the floating registers were read
+system.cpu1.num_fp_register_writes                 16                       # number of times the floating registers were written
 system.cpu1.num_mem_refs                       180792                       # number of memory refs
+system.cpu1.num_load_insts                     124443                       # Number of load instructions
 system.cpu1.num_store_insts                     56349                       # Number of store instructions
-system.cpu1.workload.num_syscalls                  18                       # Number of system calls
-system.cpu2.dcache.ReadReq_accesses            124433                       # number of ReadReq accesses(hits+misses)
-system.cpu2.dcache.ReadReq_avg_miss_latency 54919.753086                       # average ReadReq miss latency
-system.cpu2.dcache.ReadReq_avg_mshr_miss_latency 51919.753086                       # average ReadReq mshr miss latency
-system.cpu2.dcache.ReadReq_hits                124109                       # number of ReadReq hits
-system.cpu2.dcache.ReadReq_miss_latency      17794000                       # number of ReadReq miss cycles
-system.cpu2.dcache.ReadReq_miss_rate         0.002604                       # miss rate for ReadReq accesses
-system.cpu2.dcache.ReadReq_misses                 324                       # number of ReadReq misses
-system.cpu2.dcache.ReadReq_mshr_miss_latency     16822000                       # number of ReadReq MSHR miss cycles
-system.cpu2.dcache.ReadReq_mshr_miss_rate     0.002604                       # mshr miss rate for ReadReq accesses
-system.cpu2.dcache.ReadReq_mshr_misses            324                       # number of ReadReq MSHR misses
-system.cpu2.dcache.WriteReq_accesses            56339                       # number of WriteReq accesses(hits+misses)
-system.cpu2.dcache.WriteReq_avg_miss_latency 56093.525180                       # average WriteReq miss latency
-system.cpu2.dcache.WriteReq_avg_mshr_miss_latency 53093.525180                       # average WriteReq mshr miss latency
-system.cpu2.dcache.WriteReq_hits                56200                       # number of WriteReq hits
-system.cpu2.dcache.WriteReq_miss_latency      7797000                       # number of WriteReq miss cycles
-system.cpu2.dcache.WriteReq_miss_rate        0.002467                       # miss rate for WriteReq accesses
-system.cpu2.dcache.WriteReq_misses                139                       # number of WriteReq misses
-system.cpu2.dcache.WriteReq_mshr_miss_latency      7380000                       # number of WriteReq MSHR miss cycles
-system.cpu2.dcache.WriteReq_mshr_miss_rate     0.002467                       # mshr miss rate for WriteReq accesses
-system.cpu2.dcache.WriteReq_mshr_misses           139                       # number of WriteReq MSHR misses
-system.cpu2.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
-system.cpu2.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
-system.cpu2.dcache.avg_refs                389.436285                       # Average number of references to valid blocks.
-system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
-system.cpu2.dcache.demand_accesses             180772                       # number of demand (read+write) accesses
-system.cpu2.dcache.demand_avg_miss_latency 55272.138229                       # average overall miss latency
-system.cpu2.dcache.demand_avg_mshr_miss_latency 52272.138229                       # average overall mshr miss latency
-system.cpu2.dcache.demand_hits                 180309                       # number of demand (read+write) hits
-system.cpu2.dcache.demand_miss_latency       25591000                       # number of demand (read+write) miss cycles
-system.cpu2.dcache.demand_miss_rate          0.002561                       # miss rate for demand accesses
-system.cpu2.dcache.demand_misses                  463                       # number of demand (read+write) misses
-system.cpu2.dcache.demand_mshr_hits                 0                       # number of demand (read+write) MSHR hits
-system.cpu2.dcache.demand_mshr_miss_latency     24202000                       # number of demand (read+write) MSHR miss cycles
-system.cpu2.dcache.demand_mshr_miss_rate     0.002561                       # mshr miss rate for demand accesses
-system.cpu2.dcache.demand_mshr_misses             463                       # number of demand (read+write) MSHR misses
-system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
-system.cpu2.dcache.mshr_cap_events                  0                       # number of times MSHR cap was activated
-system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
-system.cpu2.dcache.occ_blocks::0           273.508588                       # Average occupied blocks per context
-system.cpu2.dcache.occ_percent::0            0.534196                       # Average percentage of cache occupancy
-system.cpu2.dcache.overall_accesses            180772                       # number of overall (read+write) accesses
-system.cpu2.dcache.overall_avg_miss_latency 55272.138229                       # average overall miss latency
-system.cpu2.dcache.overall_avg_mshr_miss_latency 52272.138229                       # average overall mshr miss latency
-system.cpu2.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
-system.cpu2.dcache.overall_hits                180309                       # number of overall hits
-system.cpu2.dcache.overall_miss_latency      25591000                       # number of overall miss cycles
-system.cpu2.dcache.overall_miss_rate         0.002561                       # miss rate for overall accesses
-system.cpu2.dcache.overall_misses                 463                       # number of overall misses
-system.cpu2.dcache.overall_mshr_hits                0                       # number of overall MSHR hits
-system.cpu2.dcache.overall_mshr_miss_latency     24202000                       # number of overall MSHR miss cycles
-system.cpu2.dcache.overall_mshr_miss_rate     0.002561                       # mshr miss rate for overall accesses
-system.cpu2.dcache.overall_mshr_misses            463                       # number of overall MSHR misses
-system.cpu2.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
-system.cpu2.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
-system.cpu2.dcache.replacements                    61                       # number of replacements
-system.cpu2.dcache.sampled_refs                   463                       # Sample count of references to valid blocks.
-system.cpu2.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
-system.cpu2.dcache.tagsinuse               273.508588                       # Cycle average of tags in use
-system.cpu2.dcache.total_refs                  180309                       # Total number of references to valid blocks.
-system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
-system.cpu2.dcache.writebacks                      29                       # number of writebacks
-system.cpu2.dtb.data_accesses                  180790                       # DTB accesses
-system.cpu2.dtb.data_acv                            0                       # DTB access violations
-system.cpu2.dtb.data_hits                      180772                       # DTB hits
-system.cpu2.dtb.data_misses                        18                       # DTB misses
-system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
-system.cpu2.dtb.fetch_acv                           0                       # ITB acv
-system.cpu2.dtb.fetch_hits                          0                       # ITB hits
-system.cpu2.dtb.fetch_misses                        0                       # ITB misses
-system.cpu2.dtb.read_accesses                  124441                       # DTB read accesses
-system.cpu2.dtb.read_acv                            0                       # DTB read access violations
-system.cpu2.dtb.read_hits                      124433                       # DTB read hits
-system.cpu2.dtb.read_misses                         8                       # DTB read misses
-system.cpu2.dtb.write_accesses                  56349                       # DTB write accesses
-system.cpu2.dtb.write_acv                           0                       # DTB write access violations
-system.cpu2.dtb.write_hits                      56339                       # DTB write hits
-system.cpu2.dtb.write_misses                       10                       # DTB write misses
-system.cpu2.icache.ReadReq_accesses            500001                       # number of ReadReq accesses(hits+misses)
-system.cpu2.icache.ReadReq_avg_miss_latency 50719.222462                       # average ReadReq miss latency
-system.cpu2.icache.ReadReq_avg_mshr_miss_latency 47719.222462                       # average ReadReq mshr miss latency
-system.cpu2.icache.ReadReq_hits                499538                       # number of ReadReq hits
-system.cpu2.icache.ReadReq_miss_latency      23483000                       # number of ReadReq miss cycles
-system.cpu2.icache.ReadReq_miss_rate         0.000926                       # miss rate for ReadReq accesses
-system.cpu2.icache.ReadReq_misses                 463                       # number of ReadReq misses
-system.cpu2.icache.ReadReq_mshr_miss_latency     22094000                       # number of ReadReq MSHR miss cycles
-system.cpu2.icache.ReadReq_mshr_miss_rate     0.000926                       # mshr miss rate for ReadReq accesses
-system.cpu2.icache.ReadReq_mshr_misses            463                       # number of ReadReq MSHR misses
-system.cpu2.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
-system.cpu2.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
-system.cpu2.icache.avg_refs               1078.915767                       # Average number of references to valid blocks.
-system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
-system.cpu2.icache.demand_accesses             500001                       # number of demand (read+write) accesses
-system.cpu2.icache.demand_avg_miss_latency 50719.222462                       # average overall miss latency
-system.cpu2.icache.demand_avg_mshr_miss_latency 47719.222462                       # average overall mshr miss latency
-system.cpu2.icache.demand_hits                 499538                       # number of demand (read+write) hits
-system.cpu2.icache.demand_miss_latency       23483000                       # number of demand (read+write) miss cycles
-system.cpu2.icache.demand_miss_rate          0.000926                       # miss rate for demand accesses
-system.cpu2.icache.demand_misses                  463                       # number of demand (read+write) misses
-system.cpu2.icache.demand_mshr_hits                 0                       # number of demand (read+write) MSHR hits
-system.cpu2.icache.demand_mshr_miss_latency     22094000                       # number of demand (read+write) MSHR miss cycles
-system.cpu2.icache.demand_mshr_miss_rate     0.000926                       # mshr miss rate for demand accesses
-system.cpu2.icache.demand_mshr_misses             463                       # number of demand (read+write) MSHR misses
-system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
-system.cpu2.icache.mshr_cap_events                  0                       # number of times MSHR cap was activated
-system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
-system.cpu2.icache.occ_blocks::0           216.383557                       # Average occupied blocks per context
-system.cpu2.icache.occ_percent::0            0.422624                       # Average percentage of cache occupancy
-system.cpu2.icache.overall_accesses            500001                       # number of overall (read+write) accesses
-system.cpu2.icache.overall_avg_miss_latency 50719.222462                       # average overall miss latency
-system.cpu2.icache.overall_avg_mshr_miss_latency 47719.222462                       # average overall mshr miss latency
-system.cpu2.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
-system.cpu2.icache.overall_hits                499538                       # number of overall hits
-system.cpu2.icache.overall_miss_latency      23483000                       # number of overall miss cycles
-system.cpu2.icache.overall_miss_rate         0.000926                       # miss rate for overall accesses
-system.cpu2.icache.overall_misses                 463                       # number of overall misses
-system.cpu2.icache.overall_mshr_hits                0                       # number of overall MSHR hits
-system.cpu2.icache.overall_mshr_miss_latency     22094000                       # number of overall MSHR miss cycles
-system.cpu2.icache.overall_mshr_miss_rate     0.000926                       # mshr miss rate for overall accesses
-system.cpu2.icache.overall_mshr_misses            463                       # number of overall MSHR misses
-system.cpu2.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
-system.cpu2.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
-system.cpu2.icache.replacements                   152                       # number of replacements
-system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
-system.cpu2.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
-system.cpu2.icache.tagsinuse               216.383557                       # Cycle average of tags in use
-system.cpu2.icache.total_refs                  499538                       # Total number of references to valid blocks.
-system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
-system.cpu2.icache.writebacks                       0                       # number of writebacks
-system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
-system.cpu2.itb.data_accesses                       0                       # DTB accesses
-system.cpu2.itb.data_acv                            0                       # DTB access violations
-system.cpu2.itb.data_hits                           0                       # DTB hits
-system.cpu2.itb.data_misses                         0                       # DTB misses
-system.cpu2.itb.fetch_accesses                 500014                       # ITB accesses
-system.cpu2.itb.fetch_acv                           0                       # ITB acv
+system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
+system.cpu1.num_busy_cycles                   1457840                       # Number of busy cycles
+system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
+system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
+system.cpu1.icache.replacements                   152                       # number of replacements
+system.cpu1.icache.tagsinuse               216.386658                       # Cycle average of tags in use
+system.cpu1.icache.total_refs                  499549                       # Total number of references to valid blocks.
+system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
+system.cpu1.icache.avg_refs               1078.939525                       # Average number of references to valid blocks.
+system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
+system.cpu1.icache.occ_blocks::cpu1.inst   216.386658                       # Average occupied blocks per requestor
+system.cpu1.icache.occ_percent::cpu1.inst     0.422630                       # Average percentage of cache occupancy
+system.cpu1.icache.occ_percent::total        0.422630                       # Average percentage of cache occupancy
+system.cpu1.icache.ReadReq_hits::cpu1.inst       499549                       # number of ReadReq hits
+system.cpu1.icache.ReadReq_hits::total         499549                       # number of ReadReq hits
+system.cpu1.icache.demand_hits::cpu1.inst       499549                       # number of demand (read+write) hits
+system.cpu1.icache.demand_hits::total          499549                       # number of demand (read+write) hits
+system.cpu1.icache.overall_hits::cpu1.inst       499549                       # number of overall hits
+system.cpu1.icache.overall_hits::total         499549                       # number of overall hits
+system.cpu1.icache.ReadReq_misses::cpu1.inst          463                       # number of ReadReq misses
+system.cpu1.icache.ReadReq_misses::total          463                       # number of ReadReq misses
+system.cpu1.icache.demand_misses::cpu1.inst          463                       # number of demand (read+write) misses
+system.cpu1.icache.demand_misses::total           463                       # number of demand (read+write) misses
+system.cpu1.icache.overall_misses::cpu1.inst          463                       # number of overall misses
+system.cpu1.icache.overall_misses::total          463                       # number of overall misses
+system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     23473000                       # number of ReadReq miss cycles
+system.cpu1.icache.ReadReq_miss_latency::total     23473000                       # number of ReadReq miss cycles
+system.cpu1.icache.demand_miss_latency::cpu1.inst     23473000                       # number of demand (read+write) miss cycles
+system.cpu1.icache.demand_miss_latency::total     23473000                       # number of demand (read+write) miss cycles
+system.cpu1.icache.overall_miss_latency::cpu1.inst     23473000                       # number of overall miss cycles
+system.cpu1.icache.overall_miss_latency::total     23473000                       # number of overall miss cycles
+system.cpu1.icache.ReadReq_accesses::cpu1.inst       500012                       # number of ReadReq accesses(hits+misses)
+system.cpu1.icache.ReadReq_accesses::total       500012                       # number of ReadReq accesses(hits+misses)
+system.cpu1.icache.demand_accesses::cpu1.inst       500012                       # number of demand (read+write) accesses
+system.cpu1.icache.demand_accesses::total       500012                       # number of demand (read+write) accesses
+system.cpu1.icache.overall_accesses::cpu1.inst       500012                       # number of overall (read+write) accesses
+system.cpu1.icache.overall_accesses::total       500012                       # number of overall (read+write) accesses
+system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000926                       # miss rate for ReadReq accesses
+system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000926                       # miss rate for demand accesses
+system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000926                       # miss rate for overall accesses
+system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 50697.624190                       # average ReadReq miss latency
+system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 50697.624190                       # average overall miss latency
+system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 50697.624190                       # average overall miss latency
+system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
+system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
+system.cpu1.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
+system.cpu1.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
+system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
+system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
+system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst          463                       # number of ReadReq MSHR misses
+system.cpu1.icache.ReadReq_mshr_misses::total          463                       # number of ReadReq MSHR misses
+system.cpu1.icache.demand_mshr_misses::cpu1.inst          463                       # number of demand (read+write) MSHR misses
+system.cpu1.icache.demand_mshr_misses::total          463                       # number of demand (read+write) MSHR misses
+system.cpu1.icache.overall_mshr_misses::cpu1.inst          463                       # number of overall MSHR misses
+system.cpu1.icache.overall_mshr_misses::total          463                       # number of overall MSHR misses
+system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     22084000                       # number of ReadReq MSHR miss cycles
+system.cpu1.icache.ReadReq_mshr_miss_latency::total     22084000                       # number of ReadReq MSHR miss cycles
+system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     22084000                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.icache.demand_mshr_miss_latency::total     22084000                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     22084000                       # number of overall MSHR miss cycles
+system.cpu1.icache.overall_mshr_miss_latency::total     22084000                       # number of overall MSHR miss cycles
+system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000926                       # mshr miss rate for ReadReq accesses
+system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000926                       # mshr miss rate for demand accesses
+system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000926                       # mshr miss rate for overall accesses
+system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 47697.624190                       # average ReadReq mshr miss latency
+system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 47697.624190                       # average overall mshr miss latency
+system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 47697.624190                       # average overall mshr miss latency
+system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
+system.cpu1.dcache.replacements                    61                       # number of replacements
+system.cpu1.dcache.tagsinuse               273.512548                       # Cycle average of tags in use
+system.cpu1.dcache.total_refs                  180311                       # Total number of references to valid blocks.
+system.cpu1.dcache.sampled_refs                   463                       # Sample count of references to valid blocks.
+system.cpu1.dcache.avg_refs                389.440605                       # Average number of references to valid blocks.
+system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
+system.cpu1.dcache.occ_blocks::cpu1.data   273.512548                       # Average occupied blocks per requestor
+system.cpu1.dcache.occ_percent::cpu1.data     0.534204                       # Average percentage of cache occupancy
+system.cpu1.dcache.occ_percent::total        0.534204                       # Average percentage of cache occupancy
+system.cpu1.dcache.ReadReq_hits::cpu1.data       124111                       # number of ReadReq hits
+system.cpu1.dcache.ReadReq_hits::total         124111                       # number of ReadReq hits
+system.cpu1.dcache.WriteReq_hits::cpu1.data        56200                       # number of WriteReq hits
+system.cpu1.dcache.WriteReq_hits::total         56200                       # number of WriteReq hits
+system.cpu1.dcache.demand_hits::cpu1.data       180311                       # number of demand (read+write) hits
+system.cpu1.dcache.demand_hits::total          180311                       # number of demand (read+write) hits
+system.cpu1.dcache.overall_hits::cpu1.data       180311                       # number of overall hits
+system.cpu1.dcache.overall_hits::total         180311                       # number of overall hits
+system.cpu1.dcache.ReadReq_misses::cpu1.data          324                       # number of ReadReq misses
+system.cpu1.dcache.ReadReq_misses::total          324                       # number of ReadReq misses
+system.cpu1.dcache.WriteReq_misses::cpu1.data          139                       # number of WriteReq misses
+system.cpu1.dcache.WriteReq_misses::total          139                       # number of WriteReq misses
+system.cpu1.dcache.demand_misses::cpu1.data          463                       # number of demand (read+write) misses
+system.cpu1.dcache.demand_misses::total           463                       # number of demand (read+write) misses
+system.cpu1.dcache.overall_misses::cpu1.data          463                       # number of overall misses
+system.cpu1.dcache.overall_misses::total          463                       # number of overall misses
+system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     17785000                       # number of ReadReq miss cycles
+system.cpu1.dcache.ReadReq_miss_latency::total     17785000                       # number of ReadReq miss cycles
+system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      7803000                       # number of WriteReq miss cycles
+system.cpu1.dcache.WriteReq_miss_latency::total      7803000                       # number of WriteReq miss cycles
+system.cpu1.dcache.demand_miss_latency::cpu1.data     25588000                       # number of demand (read+write) miss cycles
+system.cpu1.dcache.demand_miss_latency::total     25588000                       # number of demand (read+write) miss cycles
+system.cpu1.dcache.overall_miss_latency::cpu1.data     25588000                       # number of overall miss cycles
+system.cpu1.dcache.overall_miss_latency::total     25588000                       # number of overall miss cycles
+system.cpu1.dcache.ReadReq_accesses::cpu1.data       124435                       # number of ReadReq accesses(hits+misses)
+system.cpu1.dcache.ReadReq_accesses::total       124435                       # number of ReadReq accesses(hits+misses)
+system.cpu1.dcache.WriteReq_accesses::cpu1.data        56339                       # number of WriteReq accesses(hits+misses)
+system.cpu1.dcache.WriteReq_accesses::total        56339                       # number of WriteReq accesses(hits+misses)
+system.cpu1.dcache.demand_accesses::cpu1.data       180774                       # number of demand (read+write) accesses
+system.cpu1.dcache.demand_accesses::total       180774                       # number of demand (read+write) accesses
+system.cpu1.dcache.overall_accesses::cpu1.data       180774                       # number of overall (read+write) accesses
+system.cpu1.dcache.overall_accesses::total       180774                       # number of overall (read+write) accesses
+system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.002604                       # miss rate for ReadReq accesses
+system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.002467                       # miss rate for WriteReq accesses
+system.cpu1.dcache.demand_miss_rate::cpu1.data     0.002561                       # miss rate for demand accesses
+system.cpu1.dcache.overall_miss_rate::cpu1.data     0.002561                       # miss rate for overall accesses
+system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 54891.975309                       # average ReadReq miss latency
+system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 56136.690647                       # average WriteReq miss latency
+system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 55265.658747                       # average overall miss latency
+system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 55265.658747                       # average overall miss latency
+system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
+system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
+system.cpu1.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
+system.cpu1.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
+system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
+system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
+system.cpu1.dcache.writebacks::writebacks           29                       # number of writebacks
+system.cpu1.dcache.writebacks::total               29                       # number of writebacks
+system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data          324                       # number of ReadReq MSHR misses
+system.cpu1.dcache.ReadReq_mshr_misses::total          324                       # number of ReadReq MSHR misses
+system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data          139                       # number of WriteReq MSHR misses
+system.cpu1.dcache.WriteReq_mshr_misses::total          139                       # number of WriteReq MSHR misses
+system.cpu1.dcache.demand_mshr_misses::cpu1.data          463                       # number of demand (read+write) MSHR misses
+system.cpu1.dcache.demand_mshr_misses::total          463                       # number of demand (read+write) MSHR misses
+system.cpu1.dcache.overall_mshr_misses::cpu1.data          463                       # number of overall MSHR misses
+system.cpu1.dcache.overall_mshr_misses::total          463                       # number of overall MSHR misses
+system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data     16813000                       # number of ReadReq MSHR miss cycles
+system.cpu1.dcache.ReadReq_mshr_miss_latency::total     16813000                       # number of ReadReq MSHR miss cycles
+system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data      7386000                       # number of WriteReq MSHR miss cycles
+system.cpu1.dcache.WriteReq_mshr_miss_latency::total      7386000                       # number of WriteReq MSHR miss cycles
+system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data     24199000                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.dcache.demand_mshr_miss_latency::total     24199000                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data     24199000                       # number of overall MSHR miss cycles
+system.cpu1.dcache.overall_mshr_miss_latency::total     24199000                       # number of overall MSHR miss cycles
+system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.002604                       # mshr miss rate for ReadReq accesses
+system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.002467                       # mshr miss rate for WriteReq accesses
+system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.002561                       # mshr miss rate for demand accesses
+system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.002561                       # mshr miss rate for overall accesses
+system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 51891.975309                       # average ReadReq mshr miss latency
+system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 53136.690647                       # average WriteReq mshr miss latency
+system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 52265.658747                       # average overall mshr miss latency
+system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 52265.658747                       # average overall mshr miss latency
+system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
+system.cpu2.dtb.fetch_hits                          0                       # ITB hits
+system.cpu2.dtb.fetch_misses                        0                       # ITB misses
+system.cpu2.dtb.fetch_acv                           0                       # ITB acv
+system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
+system.cpu2.dtb.read_hits                      124433                       # DTB read hits
+system.cpu2.dtb.read_misses                         8                       # DTB read misses
+system.cpu2.dtb.read_acv                            0                       # DTB read access violations
+system.cpu2.dtb.read_accesses                  124441                       # DTB read accesses
+system.cpu2.dtb.write_hits                      56339                       # DTB write hits
+system.cpu2.dtb.write_misses                       10                       # DTB write misses
+system.cpu2.dtb.write_acv                           0                       # DTB write access violations
+system.cpu2.dtb.write_accesses                  56349                       # DTB write accesses
+system.cpu2.dtb.data_hits                      180772                       # DTB hits
+system.cpu2.dtb.data_misses                        18                       # DTB misses
+system.cpu2.dtb.data_acv                            0                       # DTB access violations
+system.cpu2.dtb.data_accesses                  180790                       # DTB accesses
 system.cpu2.itb.fetch_hits                     500001                       # ITB hits
 system.cpu2.itb.fetch_misses                       13                       # ITB misses
-system.cpu2.itb.read_accesses                       0                       # DTB read accesses
-system.cpu2.itb.read_acv                            0                       # DTB read access violations
+system.cpu2.itb.fetch_acv                           0                       # ITB acv
+system.cpu2.itb.fetch_accesses                 500014                       # ITB accesses
 system.cpu2.itb.read_hits                           0                       # DTB read hits
 system.cpu2.itb.read_misses                         0                       # DTB read misses
-system.cpu2.itb.write_accesses                      0                       # DTB write accesses
-system.cpu2.itb.write_acv                           0                       # DTB write access violations
+system.cpu2.itb.read_acv                            0                       # DTB read access violations
+system.cpu2.itb.read_accesses                       0                       # DTB read accesses
 system.cpu2.itb.write_hits                          0                       # DTB write hits
 system.cpu2.itb.write_misses                        0                       # DTB write misses
-system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
+system.cpu2.itb.write_acv                           0                       # DTB write access violations
+system.cpu2.itb.write_accesses                      0                       # DTB write accesses
+system.cpu2.itb.data_hits                           0                       # DTB hits
+system.cpu2.itb.data_misses                         0                       # DTB misses
+system.cpu2.itb.data_acv                            0                       # DTB access violations
+system.cpu2.itb.data_accesses                       0                       # DTB accesses
+system.cpu2.workload.num_syscalls                  18                       # Number of system calls
 system.cpu2.numCycles                         1457840                       # number of cpu cycles simulated
-system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
 system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
-system.cpu2.num_busy_cycles                   1457840                       # Number of busy cycles
-system.cpu2.num_conditional_control_insts        38179                       # number of instructions that are conditional controls
+system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
+system.cpu2.committedInsts                     499982                       # Number of instructions committed
+system.cpu2.committedOps                       499982                       # Number of ops (including micro ops) committed
+system.cpu2.num_int_alu_accesses               474671                       # Number of integer alu accesses
 system.cpu2.num_fp_alu_accesses                    32                       # Number of float alu accesses
-system.cpu2.num_fp_insts                           32                       # number of float instructions
-system.cpu2.num_fp_register_reads                  32                       # number of times the floating registers were read
-system.cpu2.num_fp_register_writes                 16                       # number of times the floating registers were written
 system.cpu2.num_func_calls                      14357                       # number of times a function call or return occured
-system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
-system.cpu2.num_insts                          499982                       # Number of instructions executed
-system.cpu2.num_int_alu_accesses               474671                       # Number of integer alu accesses
+system.cpu2.num_conditional_control_insts        38179                       # number of instructions that are conditional controls
 system.cpu2.num_int_insts                      474671                       # number of integer instructions
+system.cpu2.num_fp_insts                           32                       # number of float instructions
 system.cpu2.num_int_register_reads             654261                       # number of times the integer registers were read
 system.cpu2.num_int_register_writes            371526                       # number of times the integer registers were written
-system.cpu2.num_load_insts                     124440                       # Number of load instructions
+system.cpu2.num_fp_register_reads                  32                       # number of times the floating registers were read
+system.cpu2.num_fp_register_writes                 16                       # number of times the floating registers were written
 system.cpu2.num_mem_refs                       180789                       # number of memory refs
+system.cpu2.num_load_insts                     124440                       # Number of load instructions
 system.cpu2.num_store_insts                     56349                       # Number of store instructions
-system.cpu2.workload.num_syscalls                  18                       # Number of system calls
-system.cpu3.dcache.ReadReq_accesses            124431                       # number of ReadReq accesses(hits+misses)
-system.cpu3.dcache.ReadReq_avg_miss_latency 54910.493827                       # average ReadReq miss latency
-system.cpu3.dcache.ReadReq_avg_mshr_miss_latency 51910.493827                       # average ReadReq mshr miss latency
-system.cpu3.dcache.ReadReq_hits                124107                       # number of ReadReq hits
-system.cpu3.dcache.ReadReq_miss_latency      17791000                       # number of ReadReq miss cycles
-system.cpu3.dcache.ReadReq_miss_rate         0.002604                       # miss rate for ReadReq accesses
-system.cpu3.dcache.ReadReq_misses                 324                       # number of ReadReq misses
-system.cpu3.dcache.ReadReq_mshr_miss_latency     16819000                       # number of ReadReq MSHR miss cycles
-system.cpu3.dcache.ReadReq_mshr_miss_rate     0.002604                       # mshr miss rate for ReadReq accesses
-system.cpu3.dcache.ReadReq_mshr_misses            324                       # number of ReadReq MSHR misses
-system.cpu3.dcache.WriteReq_accesses            56339                       # number of WriteReq accesses(hits+misses)
-system.cpu3.dcache.WriteReq_avg_miss_latency 56093.525180                       # average WriteReq miss latency
-system.cpu3.dcache.WriteReq_avg_mshr_miss_latency 53093.525180                       # average WriteReq mshr miss latency
-system.cpu3.dcache.WriteReq_hits                56200                       # number of WriteReq hits
-system.cpu3.dcache.WriteReq_miss_latency      7797000                       # number of WriteReq miss cycles
-system.cpu3.dcache.WriteReq_miss_rate        0.002467                       # miss rate for WriteReq accesses
-system.cpu3.dcache.WriteReq_misses                139                       # number of WriteReq misses
-system.cpu3.dcache.WriteReq_mshr_miss_latency      7380000                       # number of WriteReq MSHR miss cycles
-system.cpu3.dcache.WriteReq_mshr_miss_rate     0.002467                       # mshr miss rate for WriteReq accesses
-system.cpu3.dcache.WriteReq_mshr_misses           139                       # number of WriteReq MSHR misses
-system.cpu3.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
-system.cpu3.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
-system.cpu3.dcache.avg_refs                389.431965                       # Average number of references to valid blocks.
-system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
-system.cpu3.dcache.demand_accesses             180770                       # number of demand (read+write) accesses
-system.cpu3.dcache.demand_avg_miss_latency 55265.658747                       # average overall miss latency
-system.cpu3.dcache.demand_avg_mshr_miss_latency 52265.658747                       # average overall mshr miss latency
-system.cpu3.dcache.demand_hits                 180307                       # number of demand (read+write) hits
-system.cpu3.dcache.demand_miss_latency       25588000                       # number of demand (read+write) miss cycles
-system.cpu3.dcache.demand_miss_rate          0.002561                       # miss rate for demand accesses
-system.cpu3.dcache.demand_misses                  463                       # number of demand (read+write) misses
-system.cpu3.dcache.demand_mshr_hits                 0                       # number of demand (read+write) MSHR hits
-system.cpu3.dcache.demand_mshr_miss_latency     24199000                       # number of demand (read+write) MSHR miss cycles
-system.cpu3.dcache.demand_mshr_miss_rate     0.002561                       # mshr miss rate for demand accesses
-system.cpu3.dcache.demand_mshr_misses             463                       # number of demand (read+write) MSHR misses
-system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
-system.cpu3.dcache.mshr_cap_events                  0                       # number of times MSHR cap was activated
-system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
-system.cpu3.dcache.occ_blocks::0           273.505617                       # Average occupied blocks per context
-system.cpu3.dcache.occ_percent::0            0.534191                       # Average percentage of cache occupancy
-system.cpu3.dcache.overall_accesses            180770                       # number of overall (read+write) accesses
-system.cpu3.dcache.overall_avg_miss_latency 55265.658747                       # average overall miss latency
-system.cpu3.dcache.overall_avg_mshr_miss_latency 52265.658747                       # average overall mshr miss latency
-system.cpu3.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
-system.cpu3.dcache.overall_hits                180307                       # number of overall hits
-system.cpu3.dcache.overall_miss_latency      25588000                       # number of overall miss cycles
-system.cpu3.dcache.overall_miss_rate         0.002561                       # miss rate for overall accesses
-system.cpu3.dcache.overall_misses                 463                       # number of overall misses
-system.cpu3.dcache.overall_mshr_hits                0                       # number of overall MSHR hits
-system.cpu3.dcache.overall_mshr_miss_latency     24199000                       # number of overall MSHR miss cycles
-system.cpu3.dcache.overall_mshr_miss_rate     0.002561                       # mshr miss rate for overall accesses
-system.cpu3.dcache.overall_mshr_misses            463                       # number of overall MSHR misses
-system.cpu3.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
-system.cpu3.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
-system.cpu3.dcache.replacements                    61                       # number of replacements
-system.cpu3.dcache.sampled_refs                   463                       # Sample count of references to valid blocks.
-system.cpu3.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
-system.cpu3.dcache.tagsinuse               273.505617                       # Cycle average of tags in use
-system.cpu3.dcache.total_refs                  180307                       # Total number of references to valid blocks.
-system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
-system.cpu3.dcache.writebacks                      29                       # number of writebacks
-system.cpu3.dtb.data_accesses                  180788                       # DTB accesses
-system.cpu3.dtb.data_acv                            0                       # DTB access violations
-system.cpu3.dtb.data_hits                      180770                       # DTB hits
-system.cpu3.dtb.data_misses                        18                       # DTB misses
-system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
-system.cpu3.dtb.fetch_acv                           0                       # ITB acv
+system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
+system.cpu2.num_busy_cycles                   1457840                       # Number of busy cycles
+system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
+system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
+system.cpu2.icache.replacements                   152                       # number of replacements
+system.cpu2.icache.tagsinuse               216.383557                       # Cycle average of tags in use
+system.cpu2.icache.total_refs                  499538                       # Total number of references to valid blocks.
+system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
+system.cpu2.icache.avg_refs               1078.915767                       # Average number of references to valid blocks.
+system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
+system.cpu2.icache.occ_blocks::cpu2.inst   216.383557                       # Average occupied blocks per requestor
+system.cpu2.icache.occ_percent::cpu2.inst     0.422624                       # Average percentage of cache occupancy
+system.cpu2.icache.occ_percent::total        0.422624                       # Average percentage of cache occupancy
+system.cpu2.icache.ReadReq_hits::cpu2.inst       499538                       # number of ReadReq hits
+system.cpu2.icache.ReadReq_hits::total         499538                       # number of ReadReq hits
+system.cpu2.icache.demand_hits::cpu2.inst       499538                       # number of demand (read+write) hits
+system.cpu2.icache.demand_hits::total          499538                       # number of demand (read+write) hits
+system.cpu2.icache.overall_hits::cpu2.inst       499538                       # number of overall hits
+system.cpu2.icache.overall_hits::total         499538                       # number of overall hits
+system.cpu2.icache.ReadReq_misses::cpu2.inst          463                       # number of ReadReq misses
+system.cpu2.icache.ReadReq_misses::total          463                       # number of ReadReq misses
+system.cpu2.icache.demand_misses::cpu2.inst          463                       # number of demand (read+write) misses
+system.cpu2.icache.demand_misses::total           463                       # number of demand (read+write) misses
+system.cpu2.icache.overall_misses::cpu2.inst          463                       # number of overall misses
+system.cpu2.icache.overall_misses::total          463                       # number of overall misses
+system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     23483000                       # number of ReadReq miss cycles
+system.cpu2.icache.ReadReq_miss_latency::total     23483000                       # number of ReadReq miss cycles
+system.cpu2.icache.demand_miss_latency::cpu2.inst     23483000                       # number of demand (read+write) miss cycles
+system.cpu2.icache.demand_miss_latency::total     23483000                       # number of demand (read+write) miss cycles
+system.cpu2.icache.overall_miss_latency::cpu2.inst     23483000                       # number of overall miss cycles
+system.cpu2.icache.overall_miss_latency::total     23483000                       # number of overall miss cycles
+system.cpu2.icache.ReadReq_accesses::cpu2.inst       500001                       # number of ReadReq accesses(hits+misses)
+system.cpu2.icache.ReadReq_accesses::total       500001                       # number of ReadReq accesses(hits+misses)
+system.cpu2.icache.demand_accesses::cpu2.inst       500001                       # number of demand (read+write) accesses
+system.cpu2.icache.demand_accesses::total       500001                       # number of demand (read+write) accesses
+system.cpu2.icache.overall_accesses::cpu2.inst       500001                       # number of overall (read+write) accesses
+system.cpu2.icache.overall_accesses::total       500001                       # number of overall (read+write) accesses
+system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000926                       # miss rate for ReadReq accesses
+system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000926                       # miss rate for demand accesses
+system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000926                       # miss rate for overall accesses
+system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 50719.222462                       # average ReadReq miss latency
+system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 50719.222462                       # average overall miss latency
+system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 50719.222462                       # average overall miss latency
+system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
+system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
+system.cpu2.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
+system.cpu2.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
+system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
+system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
+system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst          463                       # number of ReadReq MSHR misses
+system.cpu2.icache.ReadReq_mshr_misses::total          463                       # number of ReadReq MSHR misses
+system.cpu2.icache.demand_mshr_misses::cpu2.inst          463                       # number of demand (read+write) MSHR misses
+system.cpu2.icache.demand_mshr_misses::total          463                       # number of demand (read+write) MSHR misses
+system.cpu2.icache.overall_mshr_misses::cpu2.inst          463                       # number of overall MSHR misses
+system.cpu2.icache.overall_mshr_misses::total          463                       # number of overall MSHR misses
+system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     22094000                       # number of ReadReq MSHR miss cycles
+system.cpu2.icache.ReadReq_mshr_miss_latency::total     22094000                       # number of ReadReq MSHR miss cycles
+system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     22094000                       # number of demand (read+write) MSHR miss cycles
+system.cpu2.icache.demand_mshr_miss_latency::total     22094000                       # number of demand (read+write) MSHR miss cycles
+system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     22094000                       # number of overall MSHR miss cycles
+system.cpu2.icache.overall_mshr_miss_latency::total     22094000                       # number of overall MSHR miss cycles
+system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000926                       # mshr miss rate for ReadReq accesses
+system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000926                       # mshr miss rate for demand accesses
+system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000926                       # mshr miss rate for overall accesses
+system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 47719.222462                       # average ReadReq mshr miss latency
+system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 47719.222462                       # average overall mshr miss latency
+system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 47719.222462                       # average overall mshr miss latency
+system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
+system.cpu2.dcache.replacements                    61                       # number of replacements
+system.cpu2.dcache.tagsinuse               273.508588                       # Cycle average of tags in use
+system.cpu2.dcache.total_refs                  180309                       # Total number of references to valid blocks.
+system.cpu2.dcache.sampled_refs                   463                       # Sample count of references to valid blocks.
+system.cpu2.dcache.avg_refs                389.436285                       # Average number of references to valid blocks.
+system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
+system.cpu2.dcache.occ_blocks::cpu2.data   273.508588                       # Average occupied blocks per requestor
+system.cpu2.dcache.occ_percent::cpu2.data     0.534196                       # Average percentage of cache occupancy
+system.cpu2.dcache.occ_percent::total        0.534196                       # Average percentage of cache occupancy
+system.cpu2.dcache.ReadReq_hits::cpu2.data       124109                       # number of ReadReq hits
+system.cpu2.dcache.ReadReq_hits::total         124109                       # number of ReadReq hits
+system.cpu2.dcache.WriteReq_hits::cpu2.data        56200                       # number of WriteReq hits
+system.cpu2.dcache.WriteReq_hits::total         56200                       # number of WriteReq hits
+system.cpu2.dcache.demand_hits::cpu2.data       180309                       # number of demand (read+write) hits
+system.cpu2.dcache.demand_hits::total          180309                       # number of demand (read+write) hits
+system.cpu2.dcache.overall_hits::cpu2.data       180309                       # number of overall hits
+system.cpu2.dcache.overall_hits::total         180309                       # number of overall hits
+system.cpu2.dcache.ReadReq_misses::cpu2.data          324                       # number of ReadReq misses
+system.cpu2.dcache.ReadReq_misses::total          324                       # number of ReadReq misses
+system.cpu2.dcache.WriteReq_misses::cpu2.data          139                       # number of WriteReq misses
+system.cpu2.dcache.WriteReq_misses::total          139                       # number of WriteReq misses
+system.cpu2.dcache.demand_misses::cpu2.data          463                       # number of demand (read+write) misses
+system.cpu2.dcache.demand_misses::total           463                       # number of demand (read+write) misses
+system.cpu2.dcache.overall_misses::cpu2.data          463                       # number of overall misses
+system.cpu2.dcache.overall_misses::total          463                       # number of overall misses
+system.cpu2.dcache.ReadReq_miss_latency::cpu2.data     17794000                       # number of ReadReq miss cycles
+system.cpu2.dcache.ReadReq_miss_latency::total     17794000                       # number of ReadReq miss cycles
+system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      7797000                       # number of WriteReq miss cycles
+system.cpu2.dcache.WriteReq_miss_latency::total      7797000                       # number of WriteReq miss cycles
+system.cpu2.dcache.demand_miss_latency::cpu2.data     25591000                       # number of demand (read+write) miss cycles
+system.cpu2.dcache.demand_miss_latency::total     25591000                       # number of demand (read+write) miss cycles
+system.cpu2.dcache.overall_miss_latency::cpu2.data     25591000                       # number of overall miss cycles
+system.cpu2.dcache.overall_miss_latency::total     25591000                       # number of overall miss cycles
+system.cpu2.dcache.ReadReq_accesses::cpu2.data       124433                       # number of ReadReq accesses(hits+misses)
+system.cpu2.dcache.ReadReq_accesses::total       124433                       # number of ReadReq accesses(hits+misses)
+system.cpu2.dcache.WriteReq_accesses::cpu2.data        56339                       # number of WriteReq accesses(hits+misses)
+system.cpu2.dcache.WriteReq_accesses::total        56339                       # number of WriteReq accesses(hits+misses)
+system.cpu2.dcache.demand_accesses::cpu2.data       180772                       # number of demand (read+write) accesses
+system.cpu2.dcache.demand_accesses::total       180772                       # number of demand (read+write) accesses
+system.cpu2.dcache.overall_accesses::cpu2.data       180772                       # number of overall (read+write) accesses
+system.cpu2.dcache.overall_accesses::total       180772                       # number of overall (read+write) accesses
+system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.002604                       # miss rate for ReadReq accesses
+system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.002467                       # miss rate for WriteReq accesses
+system.cpu2.dcache.demand_miss_rate::cpu2.data     0.002561                       # miss rate for demand accesses
+system.cpu2.dcache.overall_miss_rate::cpu2.data     0.002561                       # miss rate for overall accesses
+system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 54919.753086                       # average ReadReq miss latency
+system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 56093.525180                       # average WriteReq miss latency
+system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 55272.138229                       # average overall miss latency
+system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 55272.138229                       # average overall miss latency
+system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
+system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
+system.cpu2.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
+system.cpu2.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
+system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
+system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
+system.cpu2.dcache.writebacks::writebacks           29                       # number of writebacks
+system.cpu2.dcache.writebacks::total               29                       # number of writebacks
+system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data          324                       # number of ReadReq MSHR misses
+system.cpu2.dcache.ReadReq_mshr_misses::total          324                       # number of ReadReq MSHR misses
+system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data          139                       # number of WriteReq MSHR misses
+system.cpu2.dcache.WriteReq_mshr_misses::total          139                       # number of WriteReq MSHR misses
+system.cpu2.dcache.demand_mshr_misses::cpu2.data          463                       # number of demand (read+write) MSHR misses
+system.cpu2.dcache.demand_mshr_misses::total          463                       # number of demand (read+write) MSHR misses
+system.cpu2.dcache.overall_mshr_misses::cpu2.data          463                       # number of overall MSHR misses
+system.cpu2.dcache.overall_mshr_misses::total          463                       # number of overall MSHR misses
+system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data     16822000                       # number of ReadReq MSHR miss cycles
+system.cpu2.dcache.ReadReq_mshr_miss_latency::total     16822000                       # number of ReadReq MSHR miss cycles
+system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data      7380000                       # number of WriteReq MSHR miss cycles
+system.cpu2.dcache.WriteReq_mshr_miss_latency::total      7380000                       # number of WriteReq MSHR miss cycles
+system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data     24202000                       # number of demand (read+write) MSHR miss cycles
+system.cpu2.dcache.demand_mshr_miss_latency::total     24202000                       # number of demand (read+write) MSHR miss cycles
+system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data     24202000                       # number of overall MSHR miss cycles
+system.cpu2.dcache.overall_mshr_miss_latency::total     24202000                       # number of overall MSHR miss cycles
+system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.002604                       # mshr miss rate for ReadReq accesses
+system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.002467                       # mshr miss rate for WriteReq accesses
+system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.002561                       # mshr miss rate for demand accesses
+system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.002561                       # mshr miss rate for overall accesses
+system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 51919.753086                       # average ReadReq mshr miss latency
+system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 53093.525180                       # average WriteReq mshr miss latency
+system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 52272.138229                       # average overall mshr miss latency
+system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 52272.138229                       # average overall mshr miss latency
+system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
 system.cpu3.dtb.fetch_hits                          0                       # ITB hits
 system.cpu3.dtb.fetch_misses                        0                       # ITB misses
-system.cpu3.dtb.read_accesses                  124439                       # DTB read accesses
-system.cpu3.dtb.read_acv                            0                       # DTB read access violations
+system.cpu3.dtb.fetch_acv                           0                       # ITB acv
+system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
 system.cpu3.dtb.read_hits                      124431                       # DTB read hits
 system.cpu3.dtb.read_misses                         8                       # DTB read misses
-system.cpu3.dtb.write_accesses                  56349                       # DTB write accesses
-system.cpu3.dtb.write_acv                           0                       # DTB write access violations
+system.cpu3.dtb.read_acv                            0                       # DTB read access violations
+system.cpu3.dtb.read_accesses                  124439                       # DTB read accesses
 system.cpu3.dtb.write_hits                      56339                       # DTB write hits
 system.cpu3.dtb.write_misses                       10                       # DTB write misses
-system.cpu3.icache.ReadReq_accesses            499997                       # number of ReadReq accesses(hits+misses)
-system.cpu3.icache.ReadReq_avg_miss_latency 50738.660907                       # average ReadReq miss latency
-system.cpu3.icache.ReadReq_avg_mshr_miss_latency 47738.660907                       # average ReadReq mshr miss latency
-system.cpu3.icache.ReadReq_hits                499534                       # number of ReadReq hits
-system.cpu3.icache.ReadReq_miss_latency      23492000                       # number of ReadReq miss cycles
-system.cpu3.icache.ReadReq_miss_rate         0.000926                       # miss rate for ReadReq accesses
-system.cpu3.icache.ReadReq_misses                 463                       # number of ReadReq misses
-system.cpu3.icache.ReadReq_mshr_miss_latency     22103000                       # number of ReadReq MSHR miss cycles
-system.cpu3.icache.ReadReq_mshr_miss_rate     0.000926                       # mshr miss rate for ReadReq accesses
-system.cpu3.icache.ReadReq_mshr_misses            463                       # number of ReadReq MSHR misses
-system.cpu3.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
-system.cpu3.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
-system.cpu3.icache.avg_refs               1078.907127                       # Average number of references to valid blocks.
-system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
-system.cpu3.icache.demand_accesses             499997                       # number of demand (read+write) accesses
-system.cpu3.icache.demand_avg_miss_latency 50738.660907                       # average overall miss latency
-system.cpu3.icache.demand_avg_mshr_miss_latency 47738.660907                       # average overall mshr miss latency
-system.cpu3.icache.demand_hits                 499534                       # number of demand (read+write) hits
-system.cpu3.icache.demand_miss_latency       23492000                       # number of demand (read+write) miss cycles
-system.cpu3.icache.demand_miss_rate          0.000926                       # miss rate for demand accesses
-system.cpu3.icache.demand_misses                  463                       # number of demand (read+write) misses
-system.cpu3.icache.demand_mshr_hits                 0                       # number of demand (read+write) MSHR hits
-system.cpu3.icache.demand_mshr_miss_latency     22103000                       # number of demand (read+write) MSHR miss cycles
-system.cpu3.icache.demand_mshr_miss_rate     0.000926                       # mshr miss rate for demand accesses
-system.cpu3.icache.demand_mshr_misses             463                       # number of demand (read+write) MSHR misses
-system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
-system.cpu3.icache.mshr_cap_events                  0                       # number of times MSHR cap was activated
-system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
-system.cpu3.icache.occ_blocks::0           216.381810                       # Average occupied blocks per context
-system.cpu3.icache.occ_percent::0            0.422621                       # Average percentage of cache occupancy
-system.cpu3.icache.overall_accesses            499997                       # number of overall (read+write) accesses
-system.cpu3.icache.overall_avg_miss_latency 50738.660907                       # average overall miss latency
-system.cpu3.icache.overall_avg_mshr_miss_latency 47738.660907                       # average overall mshr miss latency
-system.cpu3.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
-system.cpu3.icache.overall_hits                499534                       # number of overall hits
-system.cpu3.icache.overall_miss_latency      23492000                       # number of overall miss cycles
-system.cpu3.icache.overall_miss_rate         0.000926                       # miss rate for overall accesses
-system.cpu3.icache.overall_misses                 463                       # number of overall misses
-system.cpu3.icache.overall_mshr_hits                0                       # number of overall MSHR hits
-system.cpu3.icache.overall_mshr_miss_latency     22103000                       # number of overall MSHR miss cycles
-system.cpu3.icache.overall_mshr_miss_rate     0.000926                       # mshr miss rate for overall accesses
-system.cpu3.icache.overall_mshr_misses            463                       # number of overall MSHR misses
-system.cpu3.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
-system.cpu3.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
-system.cpu3.icache.replacements                   152                       # number of replacements
-system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
-system.cpu3.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
-system.cpu3.icache.tagsinuse               216.381810                       # Cycle average of tags in use
-system.cpu3.icache.total_refs                  499534                       # Total number of references to valid blocks.
-system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
-system.cpu3.icache.writebacks                       0                       # number of writebacks
-system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
-system.cpu3.itb.data_accesses                       0                       # DTB accesses
-system.cpu3.itb.data_acv                            0                       # DTB access violations
-system.cpu3.itb.data_hits                           0                       # DTB hits
-system.cpu3.itb.data_misses                         0                       # DTB misses
-system.cpu3.itb.fetch_accesses                 500010                       # ITB accesses
-system.cpu3.itb.fetch_acv                           0                       # ITB acv
+system.cpu3.dtb.write_acv                           0                       # DTB write access violations
+system.cpu3.dtb.write_accesses                  56349                       # DTB write accesses
+system.cpu3.dtb.data_hits                      180770                       # DTB hits
+system.cpu3.dtb.data_misses                        18                       # DTB misses
+system.cpu3.dtb.data_acv                            0                       # DTB access violations
+system.cpu3.dtb.data_accesses                  180788                       # DTB accesses
 system.cpu3.itb.fetch_hits                     499997                       # ITB hits
 system.cpu3.itb.fetch_misses                       13                       # ITB misses
-system.cpu3.itb.read_accesses                       0                       # DTB read accesses
-system.cpu3.itb.read_acv                            0                       # DTB read access violations
+system.cpu3.itb.fetch_acv                           0                       # ITB acv
+system.cpu3.itb.fetch_accesses                 500010                       # ITB accesses
 system.cpu3.itb.read_hits                           0                       # DTB read hits
 system.cpu3.itb.read_misses                         0                       # DTB read misses
-system.cpu3.itb.write_accesses                      0                       # DTB write accesses
-system.cpu3.itb.write_acv                           0                       # DTB write access violations
+system.cpu3.itb.read_acv                            0                       # DTB read access violations
+system.cpu3.itb.read_accesses                       0                       # DTB read accesses
 system.cpu3.itb.write_hits                          0                       # DTB write hits
 system.cpu3.itb.write_misses                        0                       # DTB write misses
-system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
+system.cpu3.itb.write_acv                           0                       # DTB write access violations
+system.cpu3.itb.write_accesses                      0                       # DTB write accesses
+system.cpu3.itb.data_hits                           0                       # DTB hits
+system.cpu3.itb.data_misses                         0                       # DTB misses
+system.cpu3.itb.data_acv                            0                       # DTB access violations
+system.cpu3.itb.data_accesses                       0                       # DTB accesses
+system.cpu3.workload.num_syscalls                  18                       # Number of system calls
 system.cpu3.numCycles                         1457840                       # number of cpu cycles simulated
-system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
 system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
-system.cpu3.num_busy_cycles                   1457840                       # Number of busy cycles
-system.cpu3.num_conditional_control_insts        38178                       # number of instructions that are conditional controls
+system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
+system.cpu3.committedInsts                     499978                       # Number of instructions committed
+system.cpu3.committedOps                       499978                       # Number of ops (including micro ops) committed
+system.cpu3.num_int_alu_accesses               474667                       # Number of integer alu accesses
 system.cpu3.num_fp_alu_accesses                    32                       # Number of float alu accesses
-system.cpu3.num_fp_insts                           32                       # number of float instructions
-system.cpu3.num_fp_register_reads                  32                       # number of times the floating registers were read
-system.cpu3.num_fp_register_writes                 16                       # number of times the floating registers were written
 system.cpu3.num_func_calls                      14357                       # number of times a function call or return occured
-system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
-system.cpu3.num_insts                          499978                       # Number of instructions executed
-system.cpu3.num_int_alu_accesses               474667                       # Number of integer alu accesses
+system.cpu3.num_conditional_control_insts        38178                       # number of instructions that are conditional controls
 system.cpu3.num_int_insts                      474667                       # number of integer instructions
+system.cpu3.num_fp_insts                           32                       # number of float instructions
 system.cpu3.num_int_register_reads             654256                       # number of times the integer registers were read
 system.cpu3.num_int_register_writes            371523                       # number of times the integer registers were written
-system.cpu3.num_load_insts                     124438                       # Number of load instructions
+system.cpu3.num_fp_register_reads                  32                       # number of times the floating registers were read
+system.cpu3.num_fp_register_writes                 16                       # number of times the floating registers were written
 system.cpu3.num_mem_refs                       180787                       # number of memory refs
+system.cpu3.num_load_insts                     124438                       # Number of load instructions
 system.cpu3.num_store_insts                     56349                       # Number of store instructions
-system.cpu3.workload.num_syscalls                  18                       # Number of system calls
-system.l2c.ReadExReq_accesses::0                  139                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::1                  139                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::2                  139                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::3                  139                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::total              556                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_avg_miss_latency::0 208021.582734                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::1 208021.582734                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::2 208021.582734                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::3 208021.582734                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::total 832086.330935                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency 40005.395683                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_miss_latency            28915000                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_rate::0                   1                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::1                   1                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::2                   1                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::3                   1                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::total               4                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_misses::0                    139                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::1                    139                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::2                    139                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::3                    139                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::total                556                       # number of ReadExReq misses
-system.l2c.ReadExReq_mshr_miss_latency       22243000                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_rate::0              4                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::1              4                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::2              4                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::3              4                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::total           16                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_misses                  556                       # number of ReadExReq MSHR misses
-system.l2c.ReadReq_accesses::0                    787                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::1                    787                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::2                    787                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::3                    787                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::total               3148                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_avg_miss_latency::0   208043.175487                       # average ReadReq miss latency
-system.l2c.ReadReq_avg_miss_latency::1   208043.175487                       # average ReadReq miss latency
-system.l2c.ReadReq_avg_miss_latency::2   208043.175487                       # average ReadReq miss latency
-system.l2c.ReadReq_avg_miss_latency::3   208043.175487                       # average ReadReq miss latency
-system.l2c.ReadReq_avg_miss_latency::total 832172.701950                       # average ReadReq miss latency
-system.l2c.ReadReq_avg_mshr_miss_latency 40010.793872                       # average ReadReq mshr miss latency
-system.l2c.ReadReq_hits::0                         69                       # number of ReadReq hits
-system.l2c.ReadReq_hits::1                         69                       # number of ReadReq hits
-system.l2c.ReadReq_hits::2                         69                       # number of ReadReq hits
-system.l2c.ReadReq_hits::3                         69                       # number of ReadReq hits
+system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
+system.cpu3.num_busy_cycles                   1457840                       # Number of busy cycles
+system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
+system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
+system.cpu3.icache.replacements                   152                       # number of replacements
+system.cpu3.icache.tagsinuse               216.381810                       # Cycle average of tags in use
+system.cpu3.icache.total_refs                  499534                       # Total number of references to valid blocks.
+system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
+system.cpu3.icache.avg_refs               1078.907127                       # Average number of references to valid blocks.
+system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
+system.cpu3.icache.occ_blocks::cpu3.inst   216.381810                       # Average occupied blocks per requestor
+system.cpu3.icache.occ_percent::cpu3.inst     0.422621                       # Average percentage of cache occupancy
+system.cpu3.icache.occ_percent::total        0.422621                       # Average percentage of cache occupancy
+system.cpu3.icache.ReadReq_hits::cpu3.inst       499534                       # number of ReadReq hits
+system.cpu3.icache.ReadReq_hits::total         499534                       # number of ReadReq hits
+system.cpu3.icache.demand_hits::cpu3.inst       499534                       # number of demand (read+write) hits
+system.cpu3.icache.demand_hits::total          499534                       # number of demand (read+write) hits
+system.cpu3.icache.overall_hits::cpu3.inst       499534                       # number of overall hits
+system.cpu3.icache.overall_hits::total         499534                       # number of overall hits
+system.cpu3.icache.ReadReq_misses::cpu3.inst          463                       # number of ReadReq misses
+system.cpu3.icache.ReadReq_misses::total          463                       # number of ReadReq misses
+system.cpu3.icache.demand_misses::cpu3.inst          463                       # number of demand (read+write) misses
+system.cpu3.icache.demand_misses::total           463                       # number of demand (read+write) misses
+system.cpu3.icache.overall_misses::cpu3.inst          463                       # number of overall misses
+system.cpu3.icache.overall_misses::total          463                       # number of overall misses
+system.cpu3.icache.ReadReq_miss_latency::cpu3.inst     23492000                       # number of ReadReq miss cycles
+system.cpu3.icache.ReadReq_miss_latency::total     23492000                       # number of ReadReq miss cycles
+system.cpu3.icache.demand_miss_latency::cpu3.inst     23492000                       # number of demand (read+write) miss cycles
+system.cpu3.icache.demand_miss_latency::total     23492000                       # number of demand (read+write) miss cycles
+system.cpu3.icache.overall_miss_latency::cpu3.inst     23492000                       # number of overall miss cycles
+system.cpu3.icache.overall_miss_latency::total     23492000                       # number of overall miss cycles
+system.cpu3.icache.ReadReq_accesses::cpu3.inst       499997                       # number of ReadReq accesses(hits+misses)
+system.cpu3.icache.ReadReq_accesses::total       499997                       # number of ReadReq accesses(hits+misses)
+system.cpu3.icache.demand_accesses::cpu3.inst       499997                       # number of demand (read+write) accesses
+system.cpu3.icache.demand_accesses::total       499997                       # number of demand (read+write) accesses
+system.cpu3.icache.overall_accesses::cpu3.inst       499997                       # number of overall (read+write) accesses
+system.cpu3.icache.overall_accesses::total       499997                       # number of overall (read+write) accesses
+system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000926                       # miss rate for ReadReq accesses
+system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000926                       # miss rate for demand accesses
+system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000926                       # miss rate for overall accesses
+system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 50738.660907                       # average ReadReq miss latency
+system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 50738.660907                       # average overall miss latency
+system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 50738.660907                       # average overall miss latency
+system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
+system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
+system.cpu3.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
+system.cpu3.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
+system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
+system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
+system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst          463                       # number of ReadReq MSHR misses
+system.cpu3.icache.ReadReq_mshr_misses::total          463                       # number of ReadReq MSHR misses
+system.cpu3.icache.demand_mshr_misses::cpu3.inst          463                       # number of demand (read+write) MSHR misses
+system.cpu3.icache.demand_mshr_misses::total          463                       # number of demand (read+write) MSHR misses
+system.cpu3.icache.overall_mshr_misses::cpu3.inst          463                       # number of overall MSHR misses
+system.cpu3.icache.overall_mshr_misses::total          463                       # number of overall MSHR misses
+system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst     22103000                       # number of ReadReq MSHR miss cycles
+system.cpu3.icache.ReadReq_mshr_miss_latency::total     22103000                       # number of ReadReq MSHR miss cycles
+system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst     22103000                       # number of demand (read+write) MSHR miss cycles
+system.cpu3.icache.demand_mshr_miss_latency::total     22103000                       # number of demand (read+write) MSHR miss cycles
+system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst     22103000                       # number of overall MSHR miss cycles
+system.cpu3.icache.overall_mshr_miss_latency::total     22103000                       # number of overall MSHR miss cycles
+system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000926                       # mshr miss rate for ReadReq accesses
+system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000926                       # mshr miss rate for demand accesses
+system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000926                       # mshr miss rate for overall accesses
+system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 47738.660907                       # average ReadReq mshr miss latency
+system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 47738.660907                       # average overall mshr miss latency
+system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 47738.660907                       # average overall mshr miss latency
+system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
+system.cpu3.dcache.replacements                    61                       # number of replacements
+system.cpu3.dcache.tagsinuse               273.505617                       # Cycle average of tags in use
+system.cpu3.dcache.total_refs                  180307                       # Total number of references to valid blocks.
+system.cpu3.dcache.sampled_refs                   463                       # Sample count of references to valid blocks.
+system.cpu3.dcache.avg_refs                389.431965                       # Average number of references to valid blocks.
+system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
+system.cpu3.dcache.occ_blocks::cpu3.data   273.505617                       # Average occupied blocks per requestor
+system.cpu3.dcache.occ_percent::cpu3.data     0.534191                       # Average percentage of cache occupancy
+system.cpu3.dcache.occ_percent::total        0.534191                       # Average percentage of cache occupancy
+system.cpu3.dcache.ReadReq_hits::cpu3.data       124107                       # number of ReadReq hits
+system.cpu3.dcache.ReadReq_hits::total         124107                       # number of ReadReq hits
+system.cpu3.dcache.WriteReq_hits::cpu3.data        56200                       # number of WriteReq hits
+system.cpu3.dcache.WriteReq_hits::total         56200                       # number of WriteReq hits
+system.cpu3.dcache.demand_hits::cpu3.data       180307                       # number of demand (read+write) hits
+system.cpu3.dcache.demand_hits::total          180307                       # number of demand (read+write) hits
+system.cpu3.dcache.overall_hits::cpu3.data       180307                       # number of overall hits
+system.cpu3.dcache.overall_hits::total         180307                       # number of overall hits
+system.cpu3.dcache.ReadReq_misses::cpu3.data          324                       # number of ReadReq misses
+system.cpu3.dcache.ReadReq_misses::total          324                       # number of ReadReq misses
+system.cpu3.dcache.WriteReq_misses::cpu3.data          139                       # number of WriteReq misses
+system.cpu3.dcache.WriteReq_misses::total          139                       # number of WriteReq misses
+system.cpu3.dcache.demand_misses::cpu3.data          463                       # number of demand (read+write) misses
+system.cpu3.dcache.demand_misses::total           463                       # number of demand (read+write) misses
+system.cpu3.dcache.overall_misses::cpu3.data          463                       # number of overall misses
+system.cpu3.dcache.overall_misses::total          463                       # number of overall misses
+system.cpu3.dcache.ReadReq_miss_latency::cpu3.data     17791000                       # number of ReadReq miss cycles
+system.cpu3.dcache.ReadReq_miss_latency::total     17791000                       # number of ReadReq miss cycles
+system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      7797000                       # number of WriteReq miss cycles
+system.cpu3.dcache.WriteReq_miss_latency::total      7797000                       # number of WriteReq miss cycles
+system.cpu3.dcache.demand_miss_latency::cpu3.data     25588000                       # number of demand (read+write) miss cycles
+system.cpu3.dcache.demand_miss_latency::total     25588000                       # number of demand (read+write) miss cycles
+system.cpu3.dcache.overall_miss_latency::cpu3.data     25588000                       # number of overall miss cycles
+system.cpu3.dcache.overall_miss_latency::total     25588000                       # number of overall miss cycles
+system.cpu3.dcache.ReadReq_accesses::cpu3.data       124431                       # number of ReadReq accesses(hits+misses)
+system.cpu3.dcache.ReadReq_accesses::total       124431                       # number of ReadReq accesses(hits+misses)
+system.cpu3.dcache.WriteReq_accesses::cpu3.data        56339                       # number of WriteReq accesses(hits+misses)
+system.cpu3.dcache.WriteReq_accesses::total        56339                       # number of WriteReq accesses(hits+misses)
+system.cpu3.dcache.demand_accesses::cpu3.data       180770                       # number of demand (read+write) accesses
+system.cpu3.dcache.demand_accesses::total       180770                       # number of demand (read+write) accesses
+system.cpu3.dcache.overall_accesses::cpu3.data       180770                       # number of overall (read+write) accesses
+system.cpu3.dcache.overall_accesses::total       180770                       # number of overall (read+write) accesses
+system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.002604                       # miss rate for ReadReq accesses
+system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.002467                       # miss rate for WriteReq accesses
+system.cpu3.dcache.demand_miss_rate::cpu3.data     0.002561                       # miss rate for demand accesses
+system.cpu3.dcache.overall_miss_rate::cpu3.data     0.002561                       # miss rate for overall accesses
+system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 54910.493827                       # average ReadReq miss latency
+system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 56093.525180                       # average WriteReq miss latency
+system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 55265.658747                       # average overall miss latency
+system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 55265.658747                       # average overall miss latency
+system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
+system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
+system.cpu3.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
+system.cpu3.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
+system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
+system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
+system.cpu3.dcache.writebacks::writebacks           29                       # number of writebacks
+system.cpu3.dcache.writebacks::total               29                       # number of writebacks
+system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data          324                       # number of ReadReq MSHR misses
+system.cpu3.dcache.ReadReq_mshr_misses::total          324                       # number of ReadReq MSHR misses
+system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data          139                       # number of WriteReq MSHR misses
+system.cpu3.dcache.WriteReq_mshr_misses::total          139                       # number of WriteReq MSHR misses
+system.cpu3.dcache.demand_mshr_misses::cpu3.data          463                       # number of demand (read+write) MSHR misses
+system.cpu3.dcache.demand_mshr_misses::total          463                       # number of demand (read+write) MSHR misses
+system.cpu3.dcache.overall_mshr_misses::cpu3.data          463                       # number of overall MSHR misses
+system.cpu3.dcache.overall_mshr_misses::total          463                       # number of overall MSHR misses
+system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data     16819000                       # number of ReadReq MSHR miss cycles
+system.cpu3.dcache.ReadReq_mshr_miss_latency::total     16819000                       # number of ReadReq MSHR miss cycles
+system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data      7380000                       # number of WriteReq MSHR miss cycles
+system.cpu3.dcache.WriteReq_mshr_miss_latency::total      7380000                       # number of WriteReq MSHR miss cycles
+system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data     24199000                       # number of demand (read+write) MSHR miss cycles
+system.cpu3.dcache.demand_mshr_miss_latency::total     24199000                       # number of demand (read+write) MSHR miss cycles
+system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data     24199000                       # number of overall MSHR miss cycles
+system.cpu3.dcache.overall_mshr_miss_latency::total     24199000                       # number of overall MSHR miss cycles
+system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.002604                       # mshr miss rate for ReadReq accesses
+system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.002467                       # mshr miss rate for WriteReq accesses
+system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.002561                       # mshr miss rate for demand accesses
+system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.002561                       # mshr miss rate for overall accesses
+system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 51910.493827                       # average ReadReq mshr miss latency
+system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 53093.525180                       # average WriteReq mshr miss latency
+system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 52265.658747                       # average overall mshr miss latency
+system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 52265.658747                       # average overall mshr miss latency
+system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
+system.l2c.replacements                             0                       # number of replacements
+system.l2c.tagsinuse                      1943.298536                       # Cycle average of tags in use
+system.l2c.total_refs                             332                       # Total number of references to valid blocks.
+system.l2c.sampled_refs                          2932                       # Sample count of references to valid blocks.
+system.l2c.avg_refs                          0.113233                       # Average number of references to valid blocks.
+system.l2c.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
+system.l2c.occ_blocks::writebacks           17.228456                       # Average occupied blocks per requestor
+system.l2c.occ_blocks::cpu0.inst           265.029263                       # Average occupied blocks per requestor
+system.l2c.occ_blocks::cpu0.data           216.501106                       # Average occupied blocks per requestor
+system.l2c.occ_blocks::cpu1.inst           265.023656                       # Average occupied blocks per requestor
+system.l2c.occ_blocks::cpu1.data           216.496016                       # Average occupied blocks per requestor
+system.l2c.occ_blocks::cpu2.inst           265.019384                       # Average occupied blocks per requestor
+system.l2c.occ_blocks::cpu2.data           216.492927                       # Average occupied blocks per requestor
+system.l2c.occ_blocks::cpu3.inst           265.017115                       # Average occupied blocks per requestor
+system.l2c.occ_blocks::cpu3.data           216.490615                       # Average occupied blocks per requestor
+system.l2c.occ_percent::writebacks           0.000263                       # Average percentage of cache occupancy
+system.l2c.occ_percent::cpu0.inst            0.004044                       # Average percentage of cache occupancy
+system.l2c.occ_percent::cpu0.data            0.003304                       # Average percentage of cache occupancy
+system.l2c.occ_percent::cpu1.inst            0.004044                       # Average percentage of cache occupancy
+system.l2c.occ_percent::cpu1.data            0.003303                       # Average percentage of cache occupancy
+system.l2c.occ_percent::cpu2.inst            0.004044                       # Average percentage of cache occupancy
+system.l2c.occ_percent::cpu2.data            0.003303                       # Average percentage of cache occupancy
+system.l2c.occ_percent::cpu3.inst            0.004044                       # Average percentage of cache occupancy
+system.l2c.occ_percent::cpu3.data            0.003303                       # Average percentage of cache occupancy
+system.l2c.occ_percent::total                0.029652                       # Average percentage of cache occupancy
+system.l2c.ReadReq_hits::cpu0.inst                 60                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu0.data                  9                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu1.inst                 60                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu1.data                  9                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu2.inst                 60                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu2.data                  9                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu3.inst                 60                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu3.data                  9                       # number of ReadReq hits
 system.l2c.ReadReq_hits::total                    276                       # number of ReadReq hits
-system.l2c.ReadReq_miss_latency             149375000                       # number of ReadReq miss cycles
-system.l2c.ReadReq_miss_rate::0              0.912325                       # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::1              0.912325                       # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::2              0.912325                       # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::3              0.912325                       # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::total          3.649301                       # miss rate for ReadReq accesses
-system.l2c.ReadReq_misses::0                      718                       # number of ReadReq misses
-system.l2c.ReadReq_misses::1                      718                       # number of ReadReq misses
-system.l2c.ReadReq_misses::2                      718                       # number of ReadReq misses
-system.l2c.ReadReq_misses::3                      718                       # number of ReadReq misses
+system.l2c.Writeback_hits::writebacks             116                       # number of Writeback hits
+system.l2c.Writeback_hits::total                  116                       # number of Writeback hits
+system.l2c.demand_hits::cpu0.inst                  60                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.data                   9                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.inst                  60                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.data                   9                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu2.inst                  60                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu2.data                   9                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu3.inst                  60                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu3.data                   9                       # number of demand (read+write) hits
+system.l2c.demand_hits::total                     276                       # number of demand (read+write) hits
+system.l2c.overall_hits::cpu0.inst                 60                       # number of overall hits
+system.l2c.overall_hits::cpu0.data                  9                       # number of overall hits
+system.l2c.overall_hits::cpu1.inst                 60                       # number of overall hits
+system.l2c.overall_hits::cpu1.data                  9                       # number of overall hits
+system.l2c.overall_hits::cpu2.inst                 60                       # number of overall hits
+system.l2c.overall_hits::cpu2.data                  9                       # number of overall hits
+system.l2c.overall_hits::cpu3.inst                 60                       # number of overall hits
+system.l2c.overall_hits::cpu3.data                  9                       # number of overall hits
+system.l2c.overall_hits::total                    276                       # number of overall hits
+system.l2c.ReadReq_misses::cpu0.inst              403                       # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu0.data              315                       # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu1.inst              403                       # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu1.data              315                       # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu2.inst              403                       # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu2.data              315                       # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu3.inst              403                       # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu3.data              315                       # number of ReadReq misses
 system.l2c.ReadReq_misses::total                 2872                       # number of ReadReq misses
-system.l2c.ReadReq_mshr_miss_latency        114911000                       # number of ReadReq MSHR miss cycles
-system.l2c.ReadReq_mshr_miss_rate::0         3.649301                       # mshr miss rate for ReadReq accesses
-system.l2c.ReadReq_mshr_miss_rate::1         3.649301                       # mshr miss rate for ReadReq accesses
-system.l2c.ReadReq_mshr_miss_rate::2         3.649301                       # mshr miss rate for ReadReq accesses
-system.l2c.ReadReq_mshr_miss_rate::3         3.649301                       # mshr miss rate for ReadReq accesses
-system.l2c.ReadReq_mshr_miss_rate::total    14.597205                       # mshr miss rate for ReadReq accesses
-system.l2c.ReadReq_mshr_misses                   2872                       # number of ReadReq MSHR misses
-system.l2c.Writeback_accesses::0                  116                       # number of Writeback accesses(hits+misses)
+system.l2c.ReadExReq_misses::cpu0.data            139                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::cpu1.data            139                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::cpu2.data            139                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::cpu3.data            139                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::total                556                       # number of ReadExReq misses
+system.l2c.demand_misses::cpu0.inst               403                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.data               454                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.inst               403                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.data               454                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu2.inst               403                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu2.data               454                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu3.inst               403                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu3.data               454                       # number of demand (read+write) misses
+system.l2c.demand_misses::total                  3428                       # number of demand (read+write) misses
+system.l2c.overall_misses::cpu0.inst              403                       # number of overall misses
+system.l2c.overall_misses::cpu0.data              454                       # number of overall misses
+system.l2c.overall_misses::cpu1.inst              403                       # number of overall misses
+system.l2c.overall_misses::cpu1.data              454                       # number of overall misses
+system.l2c.overall_misses::cpu2.inst              403                       # number of overall misses
+system.l2c.overall_misses::cpu2.data              454                       # number of overall misses
+system.l2c.overall_misses::cpu3.inst              403                       # number of overall misses
+system.l2c.overall_misses::cpu3.data              454                       # number of overall misses
+system.l2c.overall_misses::total                 3428                       # number of overall misses
+system.l2c.ReadReq_miss_latency::cpu0.inst     20968000                       # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu0.data     16386000                       # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu1.inst     20958000                       # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu1.data     16380000                       # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu2.inst     20961000                       # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu2.data     16382000                       # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu3.inst     20959000                       # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu3.data     16381000                       # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::total      149375000                       # number of ReadReq miss cycles
+system.l2c.ReadExReq_miss_latency::cpu0.data      7228000                       # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::cpu1.data      7228000                       # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::cpu2.data      7230000                       # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::cpu3.data      7229000                       # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::total     28915000                       # number of ReadExReq miss cycles
+system.l2c.demand_miss_latency::cpu0.inst     20968000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.data     23614000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.inst     20958000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.data     23608000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu2.inst     20961000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu2.data     23612000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu3.inst     20959000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu3.data     23610000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::total       178290000                       # number of demand (read+write) miss cycles
+system.l2c.overall_miss_latency::cpu0.inst     20968000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.data     23614000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.inst     20958000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.data     23608000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu2.inst     20961000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu2.data     23612000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu3.inst     20959000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu3.data     23610000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::total      178290000                       # number of overall miss cycles
+system.l2c.ReadReq_accesses::cpu0.inst            463                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu0.data            324                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu1.inst            463                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu1.data            324                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu2.inst            463                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu2.data            324                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu3.inst            463                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu3.data            324                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::total               3148                       # number of ReadReq accesses(hits+misses)
+system.l2c.Writeback_accesses::writebacks          116                       # number of Writeback accesses(hits+misses)
 system.l2c.Writeback_accesses::total              116                       # number of Writeback accesses(hits+misses)
-system.l2c.Writeback_hits::0                      116                       # number of Writeback hits
-system.l2c.Writeback_hits::total                  116                       # number of Writeback hits
-system.l2c.avg_blocked_cycles::no_mshrs      no_value                       # average number of cycles each access was blocked
-system.l2c.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
-system.l2c.avg_refs                          0.113233                       # Average number of references to valid blocks.
-system.l2c.blocked::no_mshrs                        0                       # number of cycles access was blocked
-system.l2c.blocked::no_targets                      0                       # number of cycles access was blocked
+system.l2c.ReadExReq_accesses::cpu0.data          139                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu1.data          139                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu2.data          139                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu3.data          139                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::total              556                       # number of ReadExReq accesses(hits+misses)
+system.l2c.demand_accesses::cpu0.inst             463                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.data             463                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.inst             463                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.data             463                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu2.inst             463                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu2.data             463                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu3.inst             463                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu3.data             463                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::total                3704                       # number of demand (read+write) accesses
+system.l2c.overall_accesses::cpu0.inst            463                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.data            463                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.inst            463                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.data            463                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu2.inst            463                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu2.data            463                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu3.inst            463                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu3.data            463                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::total               3704                       # number of overall (read+write) accesses
+system.l2c.ReadReq_miss_rate::cpu0.inst      0.870410                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu0.data      0.972222                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu1.inst      0.870410                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu1.data      0.972222                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu2.inst      0.870410                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu2.data      0.972222                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu3.inst      0.870410                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu3.data      0.972222                       # miss rate for ReadReq accesses
+system.l2c.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::cpu3.data            1                       # miss rate for ReadExReq accesses
+system.l2c.demand_miss_rate::cpu0.inst       0.870410                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.data       0.980562                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.inst       0.870410                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.data       0.980562                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu2.inst       0.870410                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu2.data       0.980562                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu3.inst       0.870410                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu3.data       0.980562                       # miss rate for demand accesses
+system.l2c.overall_miss_rate::cpu0.inst      0.870410                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.data      0.980562                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.inst      0.870410                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.data      0.980562                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu2.inst      0.870410                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu2.data      0.980562                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu3.inst      0.870410                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu3.data      0.980562                       # miss rate for overall accesses
+system.l2c.ReadReq_avg_miss_latency::cpu0.inst 52029.776675                       # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu0.data 52019.047619                       # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu1.inst 52004.962779                       # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu1.data        52000                       # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu2.inst 52012.406948                       # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu2.data 52006.349206                       # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu3.inst 52007.444169                       # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu3.data 52003.174603                       # average ReadReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::cpu0.data        52000                       # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::cpu1.data        52000                       # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::cpu2.data 52014.388489                       # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::cpu3.data 52007.194245                       # average ReadExReq miss latency
+system.l2c.demand_avg_miss_latency::cpu0.inst 52029.776675                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.data 52013.215859                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.inst 52004.962779                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.data        52000                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu2.inst 52012.406948                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu2.data 52008.810573                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu3.inst 52007.444169                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu3.data 52004.405286                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.inst 52029.776675                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.data 52013.215859                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.inst 52004.962779                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.data        52000                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu2.inst 52012.406948                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu2.data 52008.810573                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu3.inst 52007.444169                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu3.data 52004.405286                       # average overall miss latency
 system.l2c.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
 system.l2c.blocked_cycles::no_targets               0                       # number of cycles access was blocked
-system.l2c.cache_copies                             0                       # number of cache copies performed
-system.l2c.demand_accesses::0                     926                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::1                     926                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::2                     926                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::3                     926                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::total                3704                       # number of demand (read+write) accesses
-system.l2c.demand_avg_miss_latency::0    208039.673279                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::1    208039.673279                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::2    208039.673279                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::3    208039.673279                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::total 832158.693116                       # average overall miss latency
-system.l2c.demand_avg_mshr_miss_latency  40009.918320                       # average overall mshr miss latency
-system.l2c.demand_hits::0                          69                       # number of demand (read+write) hits
-system.l2c.demand_hits::1                          69                       # number of demand (read+write) hits
-system.l2c.demand_hits::2                          69                       # number of demand (read+write) hits
-system.l2c.demand_hits::3                          69                       # number of demand (read+write) hits
-system.l2c.demand_hits::total                     276                       # number of demand (read+write) hits
-system.l2c.demand_miss_latency              178290000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_rate::0               0.925486                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::1               0.925486                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::2               0.925486                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::3               0.925486                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::total           3.701944                       # miss rate for demand accesses
-system.l2c.demand_misses::0                       857                       # number of demand (read+write) misses
-system.l2c.demand_misses::1                       857                       # number of demand (read+write) misses
-system.l2c.demand_misses::2                       857                       # number of demand (read+write) misses
-system.l2c.demand_misses::3                       857                       # number of demand (read+write) misses
-system.l2c.demand_misses::total                  3428                       # number of demand (read+write) misses
-system.l2c.demand_mshr_hits                         0                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_miss_latency         137154000                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_rate::0          3.701944                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::1          3.701944                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::2          3.701944                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::3          3.701944                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::total     14.807775                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_misses                    3428                       # number of demand (read+write) MSHR misses
+system.l2c.blocked::no_mshrs                        0                       # number of cycles access was blocked
+system.l2c.blocked::no_targets                      0                       # number of cycles access was blocked
+system.l2c.avg_blocked_cycles::no_mshrs      no_value                       # average number of cycles each access was blocked
+system.l2c.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
 system.l2c.fast_writes                              0                       # number of fast writes performed
-system.l2c.mshr_cap_events                          0                       # number of times MSHR cap was activated
+system.l2c.cache_copies                             0                       # number of cache copies performed
+system.l2c.ReadReq_mshr_misses::cpu0.inst          403                       # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::cpu0.data          315                       # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::cpu1.inst          403                       # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::cpu1.data          315                       # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::cpu2.inst          403                       # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::cpu2.data          315                       # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::cpu3.inst          403                       # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::cpu3.data          315                       # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::total            2872                       # number of ReadReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::cpu0.data          139                       # number of ReadExReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::cpu1.data          139                       # number of ReadExReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::cpu2.data          139                       # number of ReadExReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::cpu3.data          139                       # number of ReadExReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::total           556                       # number of ReadExReq MSHR misses
+system.l2c.demand_mshr_misses::cpu0.inst          403                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu0.data          454                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.inst          403                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.data          454                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu2.inst          403                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu2.data          454                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu3.inst          403                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu3.data          454                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::total             3428                       # number of demand (read+write) MSHR misses
+system.l2c.overall_mshr_misses::cpu0.inst          403                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu0.data          454                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.inst          403                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.data          454                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu2.inst          403                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu2.data          454                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu3.inst          403                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu3.data          454                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::total            3428                       # number of overall MSHR misses
+system.l2c.ReadReq_mshr_miss_latency::cpu0.inst     16132000                       # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::cpu0.data     12606000                       # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::cpu1.inst     16122000                       # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::cpu1.data     12600000                       # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::cpu2.inst     16125000                       # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::cpu2.data     12602000                       # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::cpu3.inst     16123000                       # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::cpu3.data     12601000                       # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::total    114911000                       # number of ReadReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::cpu0.data      5560000                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::cpu1.data      5560000                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::cpu2.data      5562000                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::cpu3.data      5561000                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::total     22243000                       # number of ReadExReq MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.inst     16132000                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.data     18166000                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.inst     16122000                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.data     18160000                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu2.inst     16125000                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu2.data     18164000                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu3.inst     16123000                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu3.data     18162000                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::total    137154000                       # number of demand (read+write) MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.inst     16132000                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.data     18166000                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.inst     16122000                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.data     18160000                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu2.inst     16125000                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu2.data     18164000                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu3.inst     16123000                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu3.data     18162000                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::total    137154000                       # number of overall MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_rate::cpu0.inst     0.870410                       # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::cpu0.data     0.972222                       # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::cpu1.inst     0.870410                       # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::cpu1.data     0.972222                       # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::cpu2.inst     0.870410                       # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::cpu2.data     0.972222                       # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::cpu3.inst     0.870410                       # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::cpu3.data     0.972222                       # mshr miss rate for ReadReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for ReadExReq accesses
+system.l2c.demand_mshr_miss_rate::cpu0.inst     0.870410                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.data     0.980562                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.inst     0.870410                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.data     0.980562                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu2.inst     0.870410                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu2.data     0.980562                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu3.inst     0.870410                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu3.data     0.980562                       # mshr miss rate for demand accesses
+system.l2c.overall_mshr_miss_rate::cpu0.inst     0.870410                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.data     0.980562                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.inst     0.870410                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.data     0.980562                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu2.inst     0.870410                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu2.data     0.980562                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu3.inst     0.870410                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu3.data     0.980562                       # mshr miss rate for overall accesses
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 40029.776675                       # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 40019.047619                       # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 40004.962779                       # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data        40000                       # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.inst 40012.406948                       # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.data 40006.349206                       # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu3.inst 40007.444169                       # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu3.data 40003.174603                       # average ReadReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data        40000                       # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data        40000                       # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 40014.388489                       # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::cpu3.data 40007.194245                       # average ReadExReq mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 40029.776675                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.data 40013.215859                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 40004.962779                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.data        40000                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 40012.406948                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu2.data 40008.810573                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu3.inst 40007.444169                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu3.data 40004.405286                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 40029.776675                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.data 40013.215859                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 40004.962779                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.data        40000                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 40012.406948                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu2.data 40008.810573                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu3.inst 40007.444169                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu3.data 40004.405286                       # average overall mshr miss latency
 system.l2c.no_allocate_misses                       0                       # Number of misses that were no-allocate
-system.l2c.occ_blocks::0                   481.530369                       # Average occupied blocks per context
-system.l2c.occ_blocks::1                   481.519672                       # Average occupied blocks per context
-system.l2c.occ_blocks::2                   481.512310                       # Average occupied blocks per context
-system.l2c.occ_blocks::3                   481.507730                       # Average occupied blocks per context
-system.l2c.occ_blocks::4                    17.228456                       # Average occupied blocks per context
-system.l2c.occ_percent::0                    0.007348                       # Average percentage of cache occupancy
-system.l2c.occ_percent::1                    0.007347                       # Average percentage of cache occupancy
-system.l2c.occ_percent::2                    0.007347                       # Average percentage of cache occupancy
-system.l2c.occ_percent::3                    0.007347                       # Average percentage of cache occupancy
-system.l2c.occ_percent::4                    0.000263                       # Average percentage of cache occupancy
-system.l2c.overall_accesses::0                    926                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::1                    926                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::2                    926                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::3                    926                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::total               3704                       # number of overall (read+write) accesses
-system.l2c.overall_avg_miss_latency::0   208039.673279                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::1   208039.673279                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::2   208039.673279                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::3   208039.673279                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::total 832158.693116                       # average overall miss latency
-system.l2c.overall_avg_mshr_miss_latency 40009.918320                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
-system.l2c.overall_hits::0                         69                       # number of overall hits
-system.l2c.overall_hits::1                         69                       # number of overall hits
-system.l2c.overall_hits::2                         69                       # number of overall hits
-system.l2c.overall_hits::3                         69                       # number of overall hits
-system.l2c.overall_hits::total                    276                       # number of overall hits
-system.l2c.overall_miss_latency             178290000                       # number of overall miss cycles
-system.l2c.overall_miss_rate::0              0.925486                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::1              0.925486                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::2              0.925486                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::3              0.925486                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::total          3.701944                       # miss rate for overall accesses
-system.l2c.overall_misses::0                      857                       # number of overall misses
-system.l2c.overall_misses::1                      857                       # number of overall misses
-system.l2c.overall_misses::2                      857                       # number of overall misses
-system.l2c.overall_misses::3                      857                       # number of overall misses
-system.l2c.overall_misses::total                 3428                       # number of overall misses
-system.l2c.overall_mshr_hits                        0                       # number of overall MSHR hits
-system.l2c.overall_mshr_miss_latency        137154000                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_rate::0         3.701944                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::1         3.701944                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::2         3.701944                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::3         3.701944                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::total    14.807775                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_misses                   3428                       # number of overall MSHR misses
-system.l2c.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
-system.l2c.replacements                             0                       # number of replacements
-system.l2c.sampled_refs                          2932                       # Sample count of references to valid blocks.
-system.l2c.soft_prefetch_mshr_full                  0                       # number of mshr full events for SW prefetching instrutions
-system.l2c.tagsinuse                      1943.298536                       # Cycle average of tags in use
-system.l2c.total_refs                             332                       # Total number of references to valid blocks.
-system.l2c.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
-system.l2c.writebacks                               0                       # number of writebacks
 
 ---------- End Simulation Statistics   ----------