projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
a009314
)
Missing an '&'
author
Eddie Hung
<eddie@fpgeh.com>
Thu, 26 Sep 2019 18:13:08 +0000
(11:13 -0700)
committer
Eddie Hung
<eddie@fpgeh.com>
Thu, 26 Sep 2019 18:13:08 +0000
(11:13 -0700)
techlibs/xilinx/synth_xilinx.cc
patch
|
blob
|
history
diff --git
a/techlibs/xilinx/synth_xilinx.cc
b/techlibs/xilinx/synth_xilinx.cc
index 173841799534a488e942826fb9fc1e09865eb90d..888b5ed7b71490b3b25fab9af51b0e0972723852 100644
(file)
--- a/
techlibs/xilinx/synth_xilinx.cc
+++ b/
techlibs/xilinx/synth_xilinx.cc
@@
-244,7
+244,7
@@
struct SynthXilinxPass : public ScriptPass
}
extra_args(args, argidx, design);
- if (family != "xcup" && family != "xcu" && family != "xc7" && family != "xc6v" & family != "xc6s")
+ if (family != "xcup" && family != "xcu" && family != "xc7" && family != "xc6v" &
&
family != "xc6s")
log_cmd_error("Invalid Xilinx -family setting: '%s'.\n", family.c_str());
if (widemux != 0 && widemux < 2)