(no commit message)

diff --git a/index.mdwn b/index.mdwn
index 0b366ac64af3e2f8dc229c76cc8f7bed65c4a0d0..b7ac96d5868b968f0ef42d0384502b9939dd3c46 100644 (file)
--- a/index.mdwn
+++ b/index.mdwn
@@ -1,4 +1,9 @@
 # Welcome to Libre-SoC ([provisionally renamed](http://lists.libre-riscv.org/pipermail/libre-riscv-dev/2020-January/003580.html) from Libre-RISCV)!
+
+LibreSOC strives to deliver a fully capable and competitive Libre integrated System on Chip. We want to maximize the degree of trust a customer can place in his or her processor. We do this by providing the customer the freedom to  study, modify, and redistribute the SOC source from HDL to VLSI.
+
+Right now, we're targeting a (quad core, 800mhz, dual issue, GPU, VPU, [and later an ML inference core] ) SOC.
+
 ## Why a Libre SOC?
 
 Its quite hard to guarantee that a performant processors(think pipelined, out-of-order) are functionally perfectly correct. In fact, it often turns out that they [aren’t](https://meltdownattack.com):
@@ -9,11 +14,6 @@ Given the fact that [high performing]bug free processors don’t exist anymore,
 
 Such a processor is referred to as a Libre processor. However, processors themselves are only a part of the picture. Nowadays, most contemporary computing tasks involve artificial intelligence, media consumption, wireless connectivity, etc.
 
-## What we Do
-LibreSOC strives to deliver a fully capable and competitive Libre integrated System on Chip. We want to maximize the degree of trust a customer can place in his or her processor. We do this by providing the customer the freedom to  study, modify, and redistribute the SOC source from HDL to VLSI.
-
-Right now, we're targeting a (quad core, 800mhz, dual issue, GPU, VPU, [and later an ML inference core] ) SOC.
-
 ## But Why do I need a LibreSOC?
 Its entirely possible that you're OK with the fact that modern processors have
 [backdoors](https://www.csoonline.com/article/3220476/researchers-say-now-you-too-can-disable-intel-me-backdoor-thanks-to-the-nsa.html) that bad actors