projects
/
openpower-isa.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
61be0af
)
Add expected state to case_cmp in alu_cases unit test
author
R Veera Kumar
<vklr@vkten.in>
Sun, 21 Nov 2021 14:16:02 +0000
(19:46 +0530)
committer
R Veera Kumar
<vklr@vkten.in>
Sun, 21 Nov 2021 14:16:02 +0000
(19:46 +0530)
src/openpower/test/alu/alu_cases.py
patch
|
blob
|
history
diff --git
a/src/openpower/test/alu/alu_cases.py
b/src/openpower/test/alu/alu_cases.py
index e743f749bdf7a6a1760940db7dc0ca639dae05e7..f3695e0be3908276c8503dc8c20a96519ea8e550 100644
(file)
--- a/
src/openpower/test/alu/alu_cases.py
+++ b/
src/openpower/test/alu/alu_cases.py
@@
-214,7
+214,13
@@
class ALUTestCase(TestAccumulatorBase):
initial_regs = [0] * 32
initial_regs[6] = 0x10
initial_regs[7] = 0x05
- self.add_case(Program(lst, bigendian), initial_regs, {})
+ e = ExpectedState(pc=8)
+ e.intregs[6] = 0x10
+ e.intregs[7] = 0x5
+ e.intregs[1] = 0xfffffffffffffff5
+ e.crregs[0] = 0x8
+ e.crregs[2] = 0x4
+ self.add_case(Program(lst, bigendian), initial_regs, expected=e)
def case_cmp2(self):
lst = ["cmp cr2, 0, 2, 3"]