---------- Begin Simulation Statistics ----------
-sim_seconds 5.162227 # Number of seconds simulated
-sim_ticks 5162226977000 # Number of ticks simulated
-final_tick 5162226977000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+sim_seconds 5.154240 # Number of seconds simulated
+sim_ticks 5154239928000 # Number of ticks simulated
+final_tick 5154239928000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 127909 # Simulator instruction rate (inst/s)
-host_op_rate 252832 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1618521974 # Simulator tick rate (ticks/s)
-host_mem_usage 804704 # Number of bytes of host memory used
-host_seconds 3189.47 # Real time elapsed on the host
-sim_insts 407963408 # Number of instructions simulated
-sim_ops 806401326 # Number of ops (including micro ops) simulated
+host_inst_rate 129299 # Simulator instruction rate (inst/s)
+host_op_rate 255578 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1633591785 # Simulator tick rate (ticks/s)
+host_mem_usage 806864 # Number of bytes of host memory used
+host_seconds 3155.16 # Real time elapsed on the host
+sim_insts 407959851 # Number of instructions simulated
+sim_ops 806389826 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
-system.physmem.bytes_read::cpu.dtb.walker 4608 # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.itb.walker 384 # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.inst 1045376 # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data 10748480 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.dtb.walker 4224 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.itb.walker 320 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.inst 1048832 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 10760128 # Number of bytes read from this memory
system.physmem.bytes_read::pc.south_bridge.ide 28352 # Number of bytes read from this memory
-system.physmem.bytes_read::total 11827200 # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst 1045376 # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total 1045376 # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks 9574464 # Number of bytes written to this memory
-system.physmem.bytes_written::total 9574464 # Number of bytes written to this memory
-system.physmem.num_reads::cpu.dtb.walker 72 # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.itb.walker 6 # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.inst 16334 # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data 167945 # Number of read requests responded to by this memory
+system.physmem.bytes_read::total 11841856 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 1048832 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 1048832 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 9579968 # Number of bytes written to this memory
+system.physmem.bytes_written::total 9579968 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.dtb.walker 66 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.itb.walker 5 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.inst 16388 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 168127 # Number of read requests responded to by this memory
system.physmem.num_reads::pc.south_bridge.ide 443 # Number of read requests responded to by this memory
-system.physmem.num_reads::total 184800 # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks 149601 # Number of write requests responded to by this memory
-system.physmem.num_writes::total 149601 # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.dtb.walker 893 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.itb.walker 74 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.inst 202505 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data 2082140 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::pc.south_bridge.ide 5492 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total 2291104 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst 202505 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total 202505 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks 1854716 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total 1854716 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks 1854716 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.dtb.walker 893 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.itb.walker 74 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst 202505 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data 2082140 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::pc.south_bridge.ide 5492 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total 4145820 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs 184800 # Number of read requests accepted
-system.physmem.writeReqs 196321 # Number of write requests accepted
-system.physmem.readBursts 184800 # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts 196321 # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM 11821504 # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ 5696 # Total number of bytes read from write queue
-system.physmem.bytesWritten 10906560 # Total number of bytes written to DRAM
-system.physmem.bytesReadSys 11827200 # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys 12564544 # Total written bytes from the system interface side
-system.physmem.servicedByWrQ 89 # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts 25886 # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs 1718 # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0 11628 # Per bank write bursts
-system.physmem.perBankRdBursts::1 11143 # Per bank write bursts
-system.physmem.perBankRdBursts::2 12156 # Per bank write bursts
-system.physmem.perBankRdBursts::3 11292 # Per bank write bursts
-system.physmem.perBankRdBursts::4 11683 # Per bank write bursts
-system.physmem.perBankRdBursts::5 11167 # Per bank write bursts
-system.physmem.perBankRdBursts::6 11068 # Per bank write bursts
-system.physmem.perBankRdBursts::7 10875 # Per bank write bursts
-system.physmem.perBankRdBursts::8 11368 # Per bank write bursts
-system.physmem.perBankRdBursts::9 11325 # Per bank write bursts
-system.physmem.perBankRdBursts::10 11465 # Per bank write bursts
-system.physmem.perBankRdBursts::11 11570 # Per bank write bursts
-system.physmem.perBankRdBursts::12 11698 # Per bank write bursts
-system.physmem.perBankRdBursts::13 12742 # Per bank write bursts
-system.physmem.perBankRdBursts::14 12203 # Per bank write bursts
-system.physmem.perBankRdBursts::15 11328 # Per bank write bursts
-system.physmem.perBankWrBursts::0 11574 # Per bank write bursts
-system.physmem.perBankWrBursts::1 10551 # Per bank write bursts
-system.physmem.perBankWrBursts::2 10459 # Per bank write bursts
-system.physmem.perBankWrBursts::3 9588 # Per bank write bursts
-system.physmem.perBankWrBursts::4 11508 # Per bank write bursts
-system.physmem.perBankWrBursts::5 10703 # Per bank write bursts
-system.physmem.perBankWrBursts::6 10513 # Per bank write bursts
-system.physmem.perBankWrBursts::7 10063 # Per bank write bursts
-system.physmem.perBankWrBursts::8 10551 # Per bank write bursts
-system.physmem.perBankWrBursts::9 10425 # Per bank write bursts
-system.physmem.perBankWrBursts::10 10702 # Per bank write bursts
-system.physmem.perBankWrBursts::11 10392 # Per bank write bursts
-system.physmem.perBankWrBursts::12 10604 # Per bank write bursts
-system.physmem.perBankWrBursts::13 11331 # Per bank write bursts
-system.physmem.perBankWrBursts::14 11278 # Per bank write bursts
-system.physmem.perBankWrBursts::15 10173 # Per bank write bursts
+system.physmem.num_reads::total 185029 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 149687 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 149687 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.dtb.walker 820 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.itb.walker 62 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.inst 203489 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 2087627 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::pc.south_bridge.ide 5501 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 2297498 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 203489 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 203489 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 1858658 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 1858658 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 1858658 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.dtb.walker 820 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.itb.walker 62 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 203489 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 2087627 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::pc.south_bridge.ide 5501 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 4156156 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.readReqs 185029 # Number of read requests accepted
+system.physmem.writeReqs 196407 # Number of write requests accepted
+system.physmem.readBursts 185029 # Number of DRAM read bursts, including those serviced by the write queue
+system.physmem.writeBursts 196407 # Number of DRAM write bursts, including those merged in the write queue
+system.physmem.bytesReadDRAM 11835328 # Total number of bytes read from DRAM
+system.physmem.bytesReadWrQ 6528 # Total number of bytes read from write queue
+system.physmem.bytesWritten 10911872 # Total number of bytes written to DRAM
+system.physmem.bytesReadSys 11841856 # Total read bytes from the system interface side
+system.physmem.bytesWrittenSys 12570048 # Total written bytes from the system interface side
+system.physmem.servicedByWrQ 102 # Number of DRAM read bursts serviced by the write queue
+system.physmem.mergedWrBursts 25884 # Number of DRAM write bursts merged with an existing one
+system.physmem.neitherReadNorWriteReqs 1735 # Number of requests that are neither read nor write
+system.physmem.perBankRdBursts::0 11576 # Per bank write bursts
+system.physmem.perBankRdBursts::1 11057 # Per bank write bursts
+system.physmem.perBankRdBursts::2 12153 # Per bank write bursts
+system.physmem.perBankRdBursts::3 11198 # Per bank write bursts
+system.physmem.perBankRdBursts::4 11802 # Per bank write bursts
+system.physmem.perBankRdBursts::5 11348 # Per bank write bursts
+system.physmem.perBankRdBursts::6 11143 # Per bank write bursts
+system.physmem.perBankRdBursts::7 11153 # Per bank write bursts
+system.physmem.perBankRdBursts::8 11425 # Per bank write bursts
+system.physmem.perBankRdBursts::9 11213 # Per bank write bursts
+system.physmem.perBankRdBursts::10 11332 # Per bank write bursts
+system.physmem.perBankRdBursts::11 11504 # Per bank write bursts
+system.physmem.perBankRdBursts::12 11762 # Per bank write bursts
+system.physmem.perBankRdBursts::13 12902 # Per bank write bursts
+system.physmem.perBankRdBursts::14 11974 # Per bank write bursts
+system.physmem.perBankRdBursts::15 11385 # Per bank write bursts
+system.physmem.perBankWrBursts::0 11439 # Per bank write bursts
+system.physmem.perBankWrBursts::1 10429 # Per bank write bursts
+system.physmem.perBankWrBursts::2 10485 # Per bank write bursts
+system.physmem.perBankWrBursts::3 9453 # Per bank write bursts
+system.physmem.perBankWrBursts::4 11713 # Per bank write bursts
+system.physmem.perBankWrBursts::5 11103 # Per bank write bursts
+system.physmem.perBankWrBursts::6 10277 # Per bank write bursts
+system.physmem.perBankWrBursts::7 10587 # Per bank write bursts
+system.physmem.perBankWrBursts::8 10639 # Per bank write bursts
+system.physmem.perBankWrBursts::9 10347 # Per bank write bursts
+system.physmem.perBankWrBursts::10 10880 # Per bank write bursts
+system.physmem.perBankWrBursts::11 10311 # Per bank write bursts
+system.physmem.perBankWrBursts::12 10712 # Per bank write bursts
+system.physmem.perBankWrBursts::13 11096 # Per bank write bursts
+system.physmem.perBankWrBursts::14 11110 # Per bank write bursts
+system.physmem.perBankWrBursts::15 9917 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
-system.physmem.numWrRetry 60 # Number of times write queue was full causing retry
-system.physmem.totGap 5162226925000 # Total gap between requests
+system.physmem.numWrRetry 48 # Number of times write queue was full causing retry
+system.physmem.totGap 5154239876000 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 0 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
-system.physmem.readPktSize::6 184800 # Read request sizes (log2)
+system.physmem.readPktSize::6 185029 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 0 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
-system.physmem.writePktSize::6 196321 # Write request sizes (log2)
-system.physmem.rdQLenPdf::0 170378 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1 11550 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2 1970 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3 479 # What read queue length does an incoming req see
+system.physmem.writePktSize::6 196407 # Write request sizes (log2)
+system.physmem.rdQLenPdf::0 170541 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::1 11600 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::2 1966 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::3 474 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 56 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5 37 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6 31 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7 33 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8 28 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::5 41 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::6 32 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::7 35 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::8 30 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 33 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10 26 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11 26 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12 25 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13 24 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::10 27 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::11 27 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::12 26 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::13 25 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 7 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15 2 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::15 3 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 2 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 2 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18 1 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19 1 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15 1624 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16 1802 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17 6246 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18 6888 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19 7036 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20 7195 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21 7316 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22 7796 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23 8975 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24 7810 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25 8144 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26 9821 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27 8198 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28 7690 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29 10574 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30 8617 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31 8151 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32 7972 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33 1675 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34 1396 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35 1658 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36 2900 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37 2748 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38 2598 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39 2515 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40 3090 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41 2622 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42 2336 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43 2429 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44 2344 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45 1866 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46 1717 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47 1639 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48 1214 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49 790 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50 410 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51 379 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52 268 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53 332 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54 225 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55 252 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56 281 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57 185 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58 193 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59 121 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60 120 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61 106 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62 75 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63 81 # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples 73421 # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean 309.557211 # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean 181.985828 # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev 329.854749 # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127 27502 37.46% 37.46% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255 17545 23.90% 61.35% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383 7551 10.28% 71.64% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511 4202 5.72% 77.36% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639 2967 4.04% 81.40% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767 2030 2.76% 84.17% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895 1382 1.88% 86.05% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023 1321 1.80% 87.85% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151 8921 12.15% 100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total 73421 # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples 6763 # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean 27.310069 # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev 585.144514 # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-2047 6762 99.99% 99.99% # Reads before turning the bus around for writes
+system.physmem.wrQLenPdf::15 1636 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::16 1926 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::17 6237 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::18 6870 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::19 7193 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::20 7175 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::21 7339 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::22 7830 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::23 8415 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::24 7894 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::25 8094 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::26 9954 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::27 8496 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::28 7725 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::29 10840 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::30 8567 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::31 8107 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::32 7987 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::33 1631 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::34 1321 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::35 1459 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::36 2521 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::37 2967 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::38 2476 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::39 2901 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::40 3411 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::41 2551 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::42 2324 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::43 2194 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::44 2613 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::45 2036 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::46 1543 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::47 1490 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::48 1243 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::49 899 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::50 438 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::51 382 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::52 298 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::53 219 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::54 222 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::55 177 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::56 192 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::57 174 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::58 123 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::59 107 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::60 102 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::61 98 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::62 54 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::63 57 # What write queue length does an incoming req see
+system.physmem.bytesPerActivate::samples 73580 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::mean 309.148356 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::gmean 181.632665 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::stdev 329.613307 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::0-127 27722 37.68% 37.68% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::128-255 17426 23.68% 61.36% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::256-383 7585 10.31% 71.67% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::384-511 4195 5.70% 77.37% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::512-639 2982 4.05% 81.42% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::640-767 2040 2.77% 84.19% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::768-895 1416 1.92% 86.12% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::896-1023 1303 1.77% 87.89% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::1024-1151 8911 12.11% 100.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::total 73580 # Bytes accessed per row activation
+system.physmem.rdPerTurnAround::samples 6767 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::mean 27.326437 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::stdev 584.974446 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::0-2047 6766 99.99% 99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::47104-49151 1 0.01% 100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total 6763 # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples 6763 # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean 25.198137 # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean 18.714181 # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::stdev 42.096027 # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::16-31 6327 93.55% 93.55% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::32-47 89 1.32% 94.87% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::48-63 13 0.19% 95.06% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::64-79 16 0.24% 95.30% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::80-95 24 0.35% 95.65% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::96-111 14 0.21% 95.86% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::112-127 33 0.49% 96.35% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::128-143 33 0.49% 96.84% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::144-159 38 0.56% 97.40% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::160-175 13 0.19% 97.59% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::176-191 44 0.65% 98.24% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::192-207 51 0.75% 98.99% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::208-223 15 0.22% 99.22% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::224-239 4 0.06% 99.28% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::240-255 1 0.01% 99.29% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::272-287 4 0.06% 99.35% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::288-303 2 0.03% 99.38% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::304-319 1 0.01% 99.39% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::320-335 1 0.01% 99.41% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::336-351 5 0.07% 99.48% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::352-367 22 0.33% 99.81% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::368-383 4 0.06% 99.87% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::384-399 2 0.03% 99.90% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::480-495 1 0.01% 99.91% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::512-527 1 0.01% 99.93% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::544-559 1 0.01% 99.94% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::560-575 3 0.04% 99.99% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::656-671 1 0.01% 100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total 6763 # Writes before turning the bus around for reads
-system.physmem.totQLat 2002108102 # Total ticks spent queuing
-system.physmem.totMemAccLat 5465439352 # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat 923555000 # Total ticks spent in databus transfers
-system.physmem.avgQLat 10839.14 # Average queueing delay per DRAM burst
+system.physmem.rdPerTurnAround::total 6767 # Reads before turning the bus around for writes
+system.physmem.wrPerTurnAround::samples 6767 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::mean 25.195508 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::gmean 18.700984 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::stdev 42.210035 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::16-31 6335 93.62% 93.62% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::32-47 84 1.24% 94.86% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::48-63 17 0.25% 95.11% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::64-79 17 0.25% 95.36% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::80-95 19 0.28% 95.64% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::96-111 20 0.30% 95.94% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::112-127 33 0.49% 96.42% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::128-143 32 0.47% 96.90% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::144-159 26 0.38% 97.28% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::160-175 8 0.12% 97.40% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::176-191 61 0.90% 98.30% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::192-207 50 0.74% 99.04% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::208-223 12 0.18% 99.22% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::224-239 1 0.01% 99.23% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::240-255 2 0.03% 99.26% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::272-287 3 0.04% 99.31% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::288-303 2 0.03% 99.34% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::304-319 2 0.03% 99.36% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::320-335 4 0.06% 99.42% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::336-351 9 0.13% 99.56% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::352-367 14 0.21% 99.76% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::368-383 6 0.09% 99.85% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::384-399 1 0.01% 99.87% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::400-415 1 0.01% 99.88% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::480-495 2 0.03% 99.91% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::528-543 1 0.01% 99.93% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::544-559 3 0.04% 99.97% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::560-575 2 0.03% 100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::total 6767 # Writes before turning the bus around for reads
+system.physmem.totQLat 2002245948 # Total ticks spent queuing
+system.physmem.totMemAccLat 5469627198 # Total ticks spent from burst creation until serviced by the DRAM
+system.physmem.totBusLat 924635000 # Total ticks spent in databus transfers
+system.physmem.avgQLat 10827.22 # Average queueing delay per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat 29589.14 # Average memory access latency per DRAM burst
-system.physmem.avgRdBW 2.29 # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW 2.11 # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys 2.29 # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys 2.43 # Average system write bandwidth in MiByte/s
+system.physmem.avgMemAccLat 29577.22 # Average memory access latency per DRAM burst
+system.physmem.avgRdBW 2.30 # Average DRAM read bandwidth in MiByte/s
+system.physmem.avgWrBW 2.12 # Average achieved write bandwidth in MiByte/s
+system.physmem.avgRdBWSys 2.30 # Average system read bandwidth in MiByte/s
+system.physmem.avgWrBWSys 2.44 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 0.03 # Data bus utilization in percentage
system.physmem.busUtilRead 0.02 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.02 # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen 1.03 # Average read queue length when enqueuing
-system.physmem.avgWrQLen 24.03 # Average write queue length when enqueuing
-system.physmem.readRowHits 151806 # Number of row buffer hits during reads
-system.physmem.writeRowHits 129898 # Number of row buffer hits during writes
-system.physmem.readRowHitRate 82.19 # Row buffer hit rate for reads
-system.physmem.writeRowHitRate 76.22 # Row buffer hit rate for writes
-system.physmem.avgGap 13544850.39 # Average gap between requests
-system.physmem.pageHitRate 79.32 # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy 269075520 # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy 146817000 # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy 709885800 # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy 550534320 # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy 337171211520 # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy 130425108030 # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy 2982925034250 # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy 3452197666440 # Total energy per rank (pJ)
-system.physmem_0.averagePower 668.742620 # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE 4962301533714 # Time in different power states
-system.physmem_0.memoryStateTime::REF 172377920000 # Time in different power states
+system.physmem.avgRdQLen 1.01 # Average read queue length when enqueuing
+system.physmem.avgWrQLen 23.30 # Average write queue length when enqueuing
+system.physmem.readRowHits 151945 # Number of row buffer hits during reads
+system.physmem.writeRowHits 129899 # Number of row buffer hits during writes
+system.physmem.readRowHitRate 82.16 # Row buffer hit rate for reads
+system.physmem.writeRowHitRate 76.18 # Row buffer hit rate for writes
+system.physmem.avgGap 13512725.27 # Average gap between requests
+system.physmem.pageHitRate 79.29 # Row buffer hit rate, read and write combined
+system.physmem_0.actEnergy 271547640 # Energy for activate commands per rank (pJ)
+system.physmem_0.preEnergy 148165875 # Energy for precharge commands per rank (pJ)
+system.physmem_0.readEnergy 713146200 # Energy for read commands per rank (pJ)
+system.physmem_0.writeEnergy 553949280 # Energy for write commands per rank (pJ)
+system.physmem_0.refreshEnergy 336649428960 # Energy for refresh commands per rank (pJ)
+system.physmem_0.actBackEnergy 130302295830 # Energy for active background per rank (pJ)
+system.physmem_0.preBackEnergy 2978239548750 # Energy for precharge background per rank (pJ)
+system.physmem_0.totalEnergy 3446878082535 # Total energy per rank (pJ)
+system.physmem_0.averagePower 668.747042 # Core power per rank (mW)
+system.physmem_0.memoryStateTime::IDLE 4954509635136 # Time in different power states
+system.physmem_0.memoryStateTime::REF 172111160000 # Time in different power states
system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states
-system.physmem_0.memoryStateTime::ACT 27547412786 # Time in different power states
+system.physmem_0.memoryStateTime::ACT 27619022864 # Time in different power states
system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states
-system.physmem_1.actEnergy 285987240 # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy 156044625 # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy 730852200 # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy 553754880 # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy 337171211520 # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy 131048206380 # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy 2982378456750 # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy 3452324513595 # Total energy per rank (pJ)
-system.physmem_1.averagePower 668.767192 # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE 4961386282222 # Time in different power states
-system.physmem_1.memoryStateTime::REF 172377920000 # Time in different power states
+system.physmem_1.actEnergy 284717160 # Energy for activate commands per rank (pJ)
+system.physmem_1.preEnergy 155351625 # Energy for precharge commands per rank (pJ)
+system.physmem_1.readEnergy 729276600 # Energy for read commands per rank (pJ)
+system.physmem_1.writeEnergy 550877760 # Energy for write commands per rank (pJ)
+system.physmem_1.refreshEnergy 336649428960 # Energy for refresh commands per rank (pJ)
+system.physmem_1.actBackEnergy 130834885590 # Energy for active background per rank (pJ)
+system.physmem_1.preBackEnergy 2977772364750 # Energy for precharge background per rank (pJ)
+system.physmem_1.totalEnergy 3446976902445 # Total energy per rank (pJ)
+system.physmem_1.averagePower 668.766215 # Core power per rank (mW)
+system.physmem_1.memoryStateTime::IDLE 4953723422640 # Time in different power states
+system.physmem_1.memoryStateTime::REF 172111160000 # Time in different power states
system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states
-system.physmem_1.memoryStateTime::ACT 28457517778 # Time in different power states
+system.physmem_1.memoryStateTime::ACT 28398444860 # Time in different power states
system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states
-system.cpu.branchPred.lookups 86892140 # Number of BP lookups
-system.cpu.branchPred.condPredicted 86892140 # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect 896476 # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups 79993842 # Number of BTB lookups
-system.cpu.branchPred.BTBHits 78175387 # Number of BTB hits
+system.cpu.branchPred.lookups 86886659 # Number of BP lookups
+system.cpu.branchPred.condPredicted 86886659 # Number of conditional branches predicted
+system.cpu.branchPred.condIncorrect 896606 # Number of conditional branches incorrect
+system.cpu.branchPred.BTBLookups 80012064 # Number of BTB lookups
+system.cpu.branchPred.BTBHits 78173158 # Number of BTB hits
system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct 97.726756 # BTB Hit Percentage
-system.cpu.branchPred.usedRAS 1559595 # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect 180975 # Number of incorrect RAS predictions.
+system.cpu.branchPred.BTBHitPct 97.701714 # BTB Hit Percentage
+system.cpu.branchPred.usedRAS 1555790 # Number of times the RAS was used to get a target.
+system.cpu.branchPred.RASInCorrect 180979 # Number of incorrect RAS predictions.
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu.apic_clk_domain.clock 8000 # Clock period in ticks
-system.cpu.numCycles 451961239 # number of cpu cycles simulated
+system.cpu.numCycles 452015949 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
-system.cpu.fetch.icacheStallCycles 27669643 # Number of cycles fetch is stalled on an Icache miss
-system.cpu.fetch.Insts 429138859 # Number of instructions fetch has processed
-system.cpu.fetch.Branches 86892140 # Number of branches that fetch encountered
-system.cpu.fetch.predictedBranches 79734982 # Number of branches that fetch has predicted taken
-system.cpu.fetch.Cycles 420292054 # Number of cycles fetch has run and was not squashing or blocked
-system.cpu.fetch.SquashCycles 1880326 # Number of cycles fetch has spent squashing
-system.cpu.fetch.TlbCycles 139799 # Number of cycles fetch has spent waiting for tlb
-system.cpu.fetch.MiscStallCycles 59635 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu.fetch.PendingTrapStallCycles 206134 # Number of stall cycles due to pending traps
-system.cpu.fetch.PendingQuiesceStallCycles 79 # Number of stall cycles due to pending quiesce instructions
-system.cpu.fetch.IcacheWaitRetryStallCycles 545 # Number of stall cycles due to full MSHR
-system.cpu.fetch.CacheLines 9182224 # Number of cache lines fetched
-system.cpu.fetch.IcacheSquashes 451305 # Number of outstanding Icache misses that were squashed
-system.cpu.fetch.ItlbSquashes 4827 # Number of outstanding ITLB misses that were squashed
-system.cpu.fetch.rateDist::samples 449308052 # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::mean 1.884669 # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::stdev 3.047434 # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.icacheStallCycles 27708415 # Number of cycles fetch is stalled on an Icache miss
+system.cpu.fetch.Insts 429123541 # Number of instructions fetch has processed
+system.cpu.fetch.Branches 86886659 # Number of branches that fetch encountered
+system.cpu.fetch.predictedBranches 79728948 # Number of branches that fetch has predicted taken
+system.cpu.fetch.Cycles 420284778 # Number of cycles fetch has run and was not squashing or blocked
+system.cpu.fetch.SquashCycles 1879978 # Number of cycles fetch has spent squashing
+system.cpu.fetch.TlbCycles 144708 # Number of cycles fetch has spent waiting for tlb
+system.cpu.fetch.MiscStallCycles 58405 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
+system.cpu.fetch.PendingTrapStallCycles 207121 # Number of stall cycles due to pending traps
+system.cpu.fetch.PendingQuiesceStallCycles 57 # Number of stall cycles due to pending quiesce instructions
+system.cpu.fetch.IcacheWaitRetryStallCycles 651 # Number of stall cycles due to full MSHR
+system.cpu.fetch.CacheLines 9181144 # Number of cache lines fetched
+system.cpu.fetch.IcacheSquashes 450119 # Number of outstanding Icache misses that were squashed
+system.cpu.fetch.ItlbSquashes 5089 # Number of outstanding ITLB misses that were squashed
+system.cpu.fetch.rateDist::samples 449344124 # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::mean 1.884391 # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::stdev 3.047300 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::0 283889001 63.18% 63.18% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::1 2152335 0.48% 63.66% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::2 72174656 16.06% 79.73% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::3 1583547 0.35% 80.08% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::4 2143406 0.48% 80.56% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::5 2336945 0.52% 81.08% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::6 1526578 0.34% 81.42% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::7 1885904 0.42% 81.84% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::8 81615680 18.16% 100.00% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::0 283935319 63.19% 63.19% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::1 2153229 0.48% 63.67% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::2 72170843 16.06% 79.73% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::3 1584001 0.35% 80.08% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::4 2141625 0.48% 80.56% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::5 2336888 0.52% 81.08% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::6 1524270 0.34% 81.42% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::7 1887238 0.42% 81.84% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::8 81610711 18.16% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::total 449308052 # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.branchRate 0.192256 # Number of branch fetches per cycle
-system.cpu.fetch.rate 0.949504 # Number of inst fetches per cycle
-system.cpu.decode.IdleCycles 22960534 # Number of cycles decode is idle
-system.cpu.decode.BlockedCycles 267201307 # Number of cycles decode is blocked
-system.cpu.decode.RunCycles 150748201 # Number of cycles decode is running
-system.cpu.decode.UnblockCycles 7457847 # Number of cycles decode is unblocking
-system.cpu.decode.SquashCycles 940163 # Number of cycles decode is squashing
-system.cpu.decode.DecodedInsts 838480362 # Number of instructions handled by decode
-system.cpu.rename.SquashCycles 940163 # Number of cycles rename is squashing
-system.cpu.rename.IdleCycles 25806835 # Number of cycles rename is idle
-system.cpu.rename.BlockCycles 224389855 # Number of cycles rename is blocking
-system.cpu.rename.serializeStallCycles 13453779 # count of cycles rename stalled for serializing inst
-system.cpu.rename.RunCycles 154655676 # Number of cycles rename is running
-system.cpu.rename.UnblockCycles 30061744 # Number of cycles rename is unblocking
-system.cpu.rename.RenamedInsts 834963010 # Number of instructions processed by rename
-system.cpu.rename.ROBFullEvents 457566 # Number of times rename has blocked due to ROB full
-system.cpu.rename.IQFullEvents 12341140 # Number of times rename has blocked due to IQ full
-system.cpu.rename.LQFullEvents 186586 # Number of times rename has blocked due to LQ full
-system.cpu.rename.SQFullEvents 14798192 # Number of times rename has blocked due to SQ full
-system.cpu.rename.RenamedOperands 997326822 # Number of destination operands rename has renamed
-system.cpu.rename.RenameLookups 1813638756 # Number of register rename lookups that rename has made
-system.cpu.rename.int_rename_lookups 1114908706 # Number of integer rename lookups
-system.cpu.rename.fp_rename_lookups 291 # Number of floating rename lookups
-system.cpu.rename.CommittedMaps 964358255 # Number of HB maps that are committed
-system.cpu.rename.UndoneMaps 32968562 # Number of HB maps that are undone due to squashing
-system.cpu.rename.serializingInsts 467477 # count of serializing insts renamed
-system.cpu.rename.tempSerializingInsts 471287 # count of temporary serializing insts renamed
-system.cpu.rename.skidInsts 38845539 # count of insts added to the skid buffer
-system.cpu.memDep0.insertedLoads 17334604 # Number of loads inserted to the mem dependence unit.
-system.cpu.memDep0.insertedStores 10181445 # Number of stores inserted to the mem dependence unit.
-system.cpu.memDep0.conflictingLoads 1298649 # Number of conflicting loads.
-system.cpu.memDep0.conflictingStores 1067040 # Number of conflicting stores.
-system.cpu.iq.iqInstsAdded 829488885 # Number of instructions added to the IQ (excludes non-spec)
-system.cpu.iq.iqNonSpecInstsAdded 1196680 # Number of non-speculative instructions added to the IQ
-system.cpu.iq.iqInstsIssued 824229235 # Number of instructions issued
-system.cpu.iq.iqSquashedInstsIssued 243657 # Number of squashed instructions issued
-system.cpu.iq.iqSquashedInstsExamined 23357015 # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu.iq.iqSquashedOperandsExamined 36101946 # Number of squashed operands that are examined and possibly removed from graph
-system.cpu.iq.iqSquashedNonSpecRemoved 150898 # Number of squashed non-spec instructions that were removed
-system.cpu.iq.issued_per_cycle::samples 449308052 # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::mean 1.834441 # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::stdev 2.415481 # Number of insts issued each cycle
+system.cpu.fetch.rateDist::total 449344124 # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.branchRate 0.192220 # Number of branch fetches per cycle
+system.cpu.fetch.rate 0.949355 # Number of inst fetches per cycle
+system.cpu.decode.IdleCycles 23005123 # Number of cycles decode is idle
+system.cpu.decode.BlockedCycles 267198709 # Number of cycles decode is blocked
+system.cpu.decode.RunCycles 150742142 # Number of cycles decode is running
+system.cpu.decode.UnblockCycles 7458161 # Number of cycles decode is unblocking
+system.cpu.decode.SquashCycles 939989 # Number of cycles decode is squashing
+system.cpu.decode.DecodedInsts 838443104 # Number of instructions handled by decode
+system.cpu.rename.SquashCycles 939989 # Number of cycles rename is squashing
+system.cpu.rename.IdleCycles 25847202 # Number of cycles rename is idle
+system.cpu.rename.BlockCycles 224345308 # Number of cycles rename is blocking
+system.cpu.rename.serializeStallCycles 13466568 # count of cycles rename stalled for serializing inst
+system.cpu.rename.RunCycles 154654216 # Number of cycles rename is running
+system.cpu.rename.UnblockCycles 30090841 # Number of cycles rename is unblocking
+system.cpu.rename.RenamedInsts 834933758 # Number of instructions processed by rename
+system.cpu.rename.ROBFullEvents 459142 # Number of times rename has blocked due to ROB full
+system.cpu.rename.IQFullEvents 12335285 # Number of times rename has blocked due to IQ full
+system.cpu.rename.LQFullEvents 199811 # Number of times rename has blocked due to LQ full
+system.cpu.rename.SQFullEvents 14823013 # Number of times rename has blocked due to SQ full
+system.cpu.rename.RenamedOperands 997303578 # Number of destination operands rename has renamed
+system.cpu.rename.RenameLookups 1813575837 # Number of register rename lookups that rename has made
+system.cpu.rename.int_rename_lookups 1114848675 # Number of integer rename lookups
+system.cpu.rename.fp_rename_lookups 334 # Number of floating rename lookups
+system.cpu.rename.CommittedMaps 964352232 # Number of HB maps that are committed
+system.cpu.rename.UndoneMaps 32951344 # Number of HB maps that are undone due to squashing
+system.cpu.rename.serializingInsts 467055 # count of serializing insts renamed
+system.cpu.rename.tempSerializingInsts 470880 # count of temporary serializing insts renamed
+system.cpu.rename.skidInsts 38821668 # count of insts added to the skid buffer
+system.cpu.memDep0.insertedLoads 17323479 # Number of loads inserted to the mem dependence unit.
+system.cpu.memDep0.insertedStores 10180206 # Number of stores inserted to the mem dependence unit.
+system.cpu.memDep0.conflictingLoads 1295686 # Number of conflicting loads.
+system.cpu.memDep0.conflictingStores 1069829 # Number of conflicting stores.
+system.cpu.iq.iqInstsAdded 829469634 # Number of instructions added to the IQ (excludes non-spec)
+system.cpu.iq.iqNonSpecInstsAdded 1196558 # Number of non-speculative instructions added to the IQ
+system.cpu.iq.iqInstsIssued 824230120 # Number of instructions issued
+system.cpu.iq.iqSquashedInstsIssued 243416 # Number of squashed instructions issued
+system.cpu.iq.iqSquashedInstsExamined 23349289 # Number of squashed instructions iterated over during squash; mainly for profiling
+system.cpu.iq.iqSquashedOperandsExamined 36028466 # Number of squashed operands that are examined and possibly removed from graph
+system.cpu.iq.iqSquashedNonSpecRemoved 151024 # Number of squashed non-spec instructions that were removed
+system.cpu.iq.issued_per_cycle::samples 449344124 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::mean 1.834296 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::stdev 2.415438 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::0 264987396 58.98% 58.98% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::1 14037441 3.12% 62.10% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::2 9917964 2.21% 64.31% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::3 7059297 1.57% 65.88% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::4 74310664 16.54% 82.42% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::5 4394298 0.98% 83.40% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::6 72818105 16.21% 99.60% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::7 1207897 0.27% 99.87% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::8 574990 0.13% 100.00% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::0 265024726 58.98% 58.98% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::1 14037592 3.12% 62.10% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::2 9914300 2.21% 64.31% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::3 7059540 1.57% 65.88% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::4 74309398 16.54% 82.42% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::5 4399488 0.98% 83.40% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::6 72817937 16.21% 99.60% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::7 1206490 0.27% 99.87% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::8 574653 0.13% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::total 449308052 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::total 449344124 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntAlu 1986642 71.94% 71.94% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntMult 137 0.00% 71.95% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntDiv 673 0.02% 71.97% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatAdd 0 0.00% 71.97% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCmp 0 0.00% 71.97% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCvt 0 0.00% 71.97% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMult 0 0.00% 71.97% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatDiv 0 0.00% 71.97% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatSqrt 0 0.00% 71.97% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAdd 0 0.00% 71.97% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 71.97% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAlu 0 0.00% 71.97% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCmp 0 0.00% 71.97% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCvt 0 0.00% 71.97% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMisc 0 0.00% 71.97% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMult 0 0.00% 71.97% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 71.97% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShift 0 0.00% 71.97% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 71.97% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdSqrt 0 0.00% 71.97% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 71.97% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 71.97% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 71.97% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 71.97% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 71.97% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 71.97% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 71.97% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 71.97% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 71.97% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemRead 612859 22.19% 94.17% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemWrite 161094 5.83% 100.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::IntAlu 1987162 71.98% 71.98% # attempts to use FU when none available
+system.cpu.iq.fu_full::IntMult 137 0.00% 71.99% # attempts to use FU when none available
+system.cpu.iq.fu_full::IntDiv 645 0.02% 72.01% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatAdd 0 0.00% 72.01% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatCmp 0 0.00% 72.01% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatCvt 0 0.00% 72.01% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatMult 0 0.00% 72.01% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatDiv 0 0.00% 72.01% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatSqrt 0 0.00% 72.01% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdAdd 0 0.00% 72.01% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 72.01% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdAlu 0 0.00% 72.01% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdCmp 0 0.00% 72.01% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdCvt 0 0.00% 72.01% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdMisc 0 0.00% 72.01% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdMult 0 0.00% 72.01% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 72.01% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdShift 0 0.00% 72.01% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 72.01% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdSqrt 0 0.00% 72.01% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 72.01% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 72.01% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 72.01% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 72.01% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 72.01% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 72.01% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 72.01% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 72.01% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 72.01% # attempts to use FU when none available
+system.cpu.iq.fu_full::MemRead 611861 22.16% 94.18% # attempts to use FU when none available
+system.cpu.iq.fu_full::MemWrite 160804 5.82% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
-system.cpu.iq.FU_type_0::No_OpClass 292031 0.04% 0.04% # Type of FU issued
-system.cpu.iq.FU_type_0::IntAlu 795863777 96.56% 96.59% # Type of FU issued
-system.cpu.iq.FU_type_0::IntMult 150844 0.02% 96.61% # Type of FU issued
-system.cpu.iq.FU_type_0::IntDiv 125129 0.02% 96.63% # Type of FU issued
+system.cpu.iq.FU_type_0::No_OpClass 290308 0.04% 0.04% # Type of FU issued
+system.cpu.iq.FU_type_0::IntAlu 795868269 96.56% 96.59% # Type of FU issued
+system.cpu.iq.FU_type_0::IntMult 150766 0.02% 96.61% # Type of FU issued
+system.cpu.iq.FU_type_0::IntDiv 125160 0.02% 96.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 96.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 96.63% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCvt 78 0.00% 96.63% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatCvt 92 0.00% 96.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 96.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 96.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 96.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 96.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 96.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 96.63% # Type of FU issued
-system.cpu.iq.FU_type_0::MemRead 18406058 2.23% 98.86% # Type of FU issued
-system.cpu.iq.FU_type_0::MemWrite 9391318 1.14% 100.00% # Type of FU issued
+system.cpu.iq.FU_type_0::MemRead 18401922 2.23% 98.86% # Type of FU issued
+system.cpu.iq.FU_type_0::MemWrite 9393603 1.14% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::total 824229235 # Type of FU issued
-system.cpu.iq.rate 1.823672 # Inst issue rate
-system.cpu.iq.fu_busy_cnt 2761405 # FU busy when requested
-system.cpu.iq.fu_busy_rate 0.003350 # FU busy rate (busy events/executed inst)
-system.cpu.iq.int_inst_queue_reads 2100771128 # Number of integer instruction queue reads
-system.cpu.iq.int_inst_queue_writes 854054980 # Number of integer instruction queue writes
-system.cpu.iq.int_inst_queue_wakeup_accesses 819688520 # Number of integer instruction queue wakeup accesses
-system.cpu.iq.fp_inst_queue_reads 455 # Number of floating instruction queue reads
-system.cpu.iq.fp_inst_queue_writes 442 # Number of floating instruction queue writes
-system.cpu.iq.fp_inst_queue_wakeup_accesses 164 # Number of floating instruction queue wakeup accesses
-system.cpu.iq.int_alu_accesses 826698389 # Number of integer alu accesses
-system.cpu.iq.fp_alu_accesses 220 # Number of floating point alu accesses
-system.cpu.iew.lsq.thread0.forwLoads 1868749 # Number of loads that had data forwarded from stores
+system.cpu.iq.FU_type_0::total 824230120 # Type of FU issued
+system.cpu.iq.rate 1.823454 # Inst issue rate
+system.cpu.iq.fu_busy_cnt 2760609 # FU busy when requested
+system.cpu.iq.fu_busy_rate 0.003349 # FU busy rate (busy events/executed inst)
+system.cpu.iq.int_inst_queue_reads 2100807897 # Number of integer instruction queue reads
+system.cpu.iq.int_inst_queue_writes 854027763 # Number of integer instruction queue writes
+system.cpu.iq.int_inst_queue_wakeup_accesses 819692227 # Number of integer instruction queue wakeup accesses
+system.cpu.iq.fp_inst_queue_reads 491 # Number of floating instruction queue reads
+system.cpu.iq.fp_inst_queue_writes 488 # Number of floating instruction queue writes
+system.cpu.iq.fp_inst_queue_wakeup_accesses 172 # Number of floating instruction queue wakeup accesses
+system.cpu.iq.int_alu_accesses 826700185 # Number of integer alu accesses
+system.cpu.iq.fp_alu_accesses 236 # Number of floating point alu accesses
+system.cpu.iew.lsq.thread0.forwLoads 1868049 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
-system.cpu.iew.lsq.thread0.squashedLoads 3338025 # Number of loads squashed
-system.cpu.iew.lsq.thread0.ignoredResponses 14795 # Number of memory responses ignored because the instruction is squashed
-system.cpu.iew.lsq.thread0.memOrderViolation 14329 # Number of memory ordering violations
-system.cpu.iew.lsq.thread0.squashedStores 1756067 # Number of stores squashed
+system.cpu.iew.lsq.thread0.squashedLoads 3330814 # Number of loads squashed
+system.cpu.iew.lsq.thread0.ignoredResponses 14803 # Number of memory responses ignored because the instruction is squashed
+system.cpu.iew.lsq.thread0.memOrderViolation 14207 # Number of memory ordering violations
+system.cpu.iew.lsq.thread0.squashedStores 1754572 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
-system.cpu.iew.lsq.thread0.rescheduledLoads 2207525 # Number of loads that were rescheduled
-system.cpu.iew.lsq.thread0.cacheBlocked 74436 # Number of times an access to memory failed due to the cache being blocked
+system.cpu.iew.lsq.thread0.rescheduledLoads 2207477 # Number of loads that were rescheduled
+system.cpu.iew.lsq.thread0.cacheBlocked 74768 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
-system.cpu.iew.iewSquashCycles 940163 # Number of cycles IEW is squashing
-system.cpu.iew.iewBlockCycles 205965159 # Number of cycles IEW is blocking
-system.cpu.iew.iewUnblockCycles 10145461 # Number of cycles IEW is unblocking
-system.cpu.iew.iewDispatchedInsts 830685565 # Number of instructions dispatched to IQ
-system.cpu.iew.iewDispSquashedInsts 152778 # Number of squashed instructions skipped by dispatch
-system.cpu.iew.iewDispLoadInsts 17334627 # Number of dispatched load instructions
-system.cpu.iew.iewDispStoreInsts 10181445 # Number of dispatched store instructions
-system.cpu.iew.iewDispNonSpecInsts 703446 # Number of dispatched non-speculative instructions
-system.cpu.iew.iewIQFullEvents 417328 # Number of times the IQ has become full, causing a stall
-system.cpu.iew.iewLSQFullEvents 8832506 # Number of times the LSQ has become full, causing a stall
-system.cpu.iew.memOrderViolationEvents 14329 # Number of memory order violations
-system.cpu.iew.predictedTakenIncorrect 509833 # Number of branches that were predicted taken incorrectly
-system.cpu.iew.predictedNotTakenIncorrect 537197 # Number of branches that were predicted not taken incorrectly
-system.cpu.iew.branchMispredicts 1047030 # Number of branch mispredicts detected at execute
-system.cpu.iew.iewExecutedInsts 822615157 # Number of executed instructions
-system.cpu.iew.iewExecLoadInsts 18006824 # Number of load instructions executed
-system.cpu.iew.iewExecSquashedInsts 1479252 # Number of squashed instructions skipped in execute
+system.cpu.iew.iewSquashCycles 939989 # Number of cycles IEW is squashing
+system.cpu.iew.iewBlockCycles 205903045 # Number of cycles IEW is blocking
+system.cpu.iew.iewUnblockCycles 10169335 # Number of cycles IEW is unblocking
+system.cpu.iew.iewDispatchedInsts 830666192 # Number of instructions dispatched to IQ
+system.cpu.iew.iewDispSquashedInsts 152285 # Number of squashed instructions skipped by dispatch
+system.cpu.iew.iewDispLoadInsts 17323479 # Number of dispatched load instructions
+system.cpu.iew.iewDispStoreInsts 10180206 # Number of dispatched store instructions
+system.cpu.iew.iewDispNonSpecInsts 703380 # Number of dispatched non-speculative instructions
+system.cpu.iew.iewIQFullEvents 416558 # Number of times the IQ has become full, causing a stall
+system.cpu.iew.iewLSQFullEvents 8857895 # Number of times the LSQ has become full, causing a stall
+system.cpu.iew.memOrderViolationEvents 14207 # Number of memory order violations
+system.cpu.iew.predictedTakenIncorrect 510302 # Number of branches that were predicted taken incorrectly
+system.cpu.iew.predictedNotTakenIncorrect 537061 # Number of branches that were predicted not taken incorrectly
+system.cpu.iew.branchMispredicts 1047363 # Number of branch mispredicts detected at execute
+system.cpu.iew.iewExecutedInsts 822616274 # Number of executed instructions
+system.cpu.iew.iewExecLoadInsts 18004247 # Number of load instructions executed
+system.cpu.iew.iewExecSquashedInsts 1478799 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 0 # number of nop insts executed
-system.cpu.iew.exec_refs 27175476 # number of memory reference insts executed
-system.cpu.iew.exec_branches 83299971 # Number of branches executed
-system.cpu.iew.exec_stores 9168652 # Number of stores executed
-system.cpu.iew.exec_rate 1.820101 # Inst execution rate
-system.cpu.iew.wb_sent 822110525 # cumulative count of insts sent to commit
-system.cpu.iew.wb_count 819688684 # cumulative count of insts written-back
-system.cpu.iew.wb_producers 640992243 # num instructions producing a value
-system.cpu.iew.wb_consumers 1050515204 # num instructions consuming a value
+system.cpu.iew.exec_refs 27174393 # number of memory reference insts executed
+system.cpu.iew.exec_branches 83301836 # Number of branches executed
+system.cpu.iew.exec_stores 9170146 # Number of stores executed
+system.cpu.iew.exec_rate 1.819883 # Inst execution rate
+system.cpu.iew.wb_sent 822114086 # cumulative count of insts sent to commit
+system.cpu.iew.wb_count 819692399 # cumulative count of insts written-back
+system.cpu.iew.wb_producers 640992347 # num instructions producing a value
+system.cpu.iew.wb_consumers 1050518142 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
-system.cpu.iew.wb_rate 1.813626 # insts written-back per cycle
-system.cpu.iew.wb_fanout 0.610169 # average fanout of values written-back
+system.cpu.iew.wb_rate 1.813415 # insts written-back per cycle
+system.cpu.iew.wb_fanout 0.610168 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
-system.cpu.commit.commitSquashedInsts 24158442 # The number of squashed insts skipped by commit
-system.cpu.commit.commitNonSpecStalls 1045781 # The number of times commit has been forced to stall to communicate backwards
-system.cpu.commit.branchMispredicts 908032 # The number of times a branch was mispredicted
-system.cpu.commit.committed_per_cycle::samples 445675381 # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::mean 1.809392 # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::stdev 2.671516 # Number of insts commited each cycle
+system.cpu.commit.commitSquashedInsts 24149765 # The number of squashed insts skipped by commit
+system.cpu.commit.commitNonSpecStalls 1045534 # The number of times commit has been forced to stall to communicate backwards
+system.cpu.commit.branchMispredicts 907960 # The number of times a branch was mispredicted
+system.cpu.commit.committed_per_cycle::samples 445713409 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::mean 1.809212 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::stdev 2.671420 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::0 274876482 61.68% 61.68% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::1 11176587 2.51% 64.18% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::2 3572419 0.80% 64.99% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::3 74567842 16.73% 81.72% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::4 2417950 0.54% 82.26% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::5 1626837 0.37% 82.62% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::6 937685 0.21% 82.84% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::7 71052352 15.94% 98.78% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::8 5447227 1.22% 100.00% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::0 274913705 61.68% 61.68% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::1 11179565 2.51% 64.19% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::2 3571950 0.80% 64.99% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::3 74564778 16.73% 81.72% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::4 2421074 0.54% 82.26% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::5 1628213 0.37% 82.63% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::6 937027 0.21% 82.84% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::7 71052272 15.94% 98.78% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::8 5444825 1.22% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::total 445675381 # Number of insts commited each cycle
-system.cpu.commit.committedInsts 407963408 # Number of instructions committed
-system.cpu.commit.committedOps 806401326 # Number of ops (including micro ops) committed
+system.cpu.commit.committed_per_cycle::total 445713409 # Number of insts commited each cycle
+system.cpu.commit.committedInsts 407959851 # Number of instructions committed
+system.cpu.commit.committedOps 806389826 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
-system.cpu.commit.refs 22421978 # Number of memory references committed
-system.cpu.commit.loads 13996600 # Number of loads committed
-system.cpu.commit.membars 471855 # Number of memory barriers committed
-system.cpu.commit.branches 82197677 # Number of branches committed
+system.cpu.commit.refs 22418298 # Number of memory references committed
+system.cpu.commit.loads 13992664 # Number of loads committed
+system.cpu.commit.membars 471797 # Number of memory barriers committed
+system.cpu.commit.branches 82198639 # Number of branches committed
system.cpu.commit.fp_insts 48 # Number of committed floating point instructions.
-system.cpu.commit.int_insts 735212771 # Number of committed integer instructions.
-system.cpu.commit.function_calls 1156131 # Number of function calls committed.
-system.cpu.commit.op_class_0::No_OpClass 171861 0.02% 0.02% # Class of committed instruction
-system.cpu.commit.op_class_0::IntAlu 783543527 97.17% 97.19% # Class of committed instruction
-system.cpu.commit.op_class_0::IntMult 145013 0.02% 97.20% # Class of committed instruction
-system.cpu.commit.op_class_0::IntDiv 121508 0.02% 97.22% # Class of committed instruction
+system.cpu.commit.int_insts 735203522 # Number of committed integer instructions.
+system.cpu.commit.function_calls 1155963 # Number of function calls committed.
+system.cpu.commit.op_class_0::No_OpClass 171777 0.02% 0.02% # Class of committed instruction
+system.cpu.commit.op_class_0::IntAlu 783535872 97.17% 97.19% # Class of committed instruction
+system.cpu.commit.op_class_0::IntMult 144976 0.02% 97.21% # Class of committed instruction
+system.cpu.commit.op_class_0::IntDiv 121468 0.02% 97.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd 0 0.00% 97.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp 0 0.00% 97.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt 16 0.00% 97.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 97.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 97.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 97.22% # Class of committed instruction
-system.cpu.commit.op_class_0::MemRead 13994023 1.74% 98.96% # Class of committed instruction
-system.cpu.commit.op_class_0::MemWrite 8425378 1.04% 100.00% # Class of committed instruction
+system.cpu.commit.op_class_0::MemRead 13990083 1.73% 98.96% # Class of committed instruction
+system.cpu.commit.op_class_0::MemWrite 8425634 1.04% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::total 806401326 # Class of committed instruction
-system.cpu.commit.bw_lim_events 5447227 # number cycles where commit BW limit reached
-system.cpu.rob.rob_reads 1270709490 # The number of ROB reads
-system.cpu.rob.rob_writes 1664771633 # The number of ROB writes
-system.cpu.timesIdled 294088 # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu.idleCycles 2653187 # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu.quiesceCycles 9872490334 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
-system.cpu.committedInsts 407963408 # Number of Instructions Simulated
-system.cpu.committedOps 806401326 # Number of Ops (including micro ops) Simulated
-system.cpu.cpi 1.107847 # CPI: Cycles Per Instruction
-system.cpu.cpi_total 1.107847 # CPI: Total CPI of All Threads
-system.cpu.ipc 0.902651 # IPC: Instructions Per Cycle
-system.cpu.ipc_total 0.902651 # IPC: Total IPC of All Threads
-system.cpu.int_regfile_reads 1092540236 # number of integer regfile reads
-system.cpu.int_regfile_writes 656081112 # number of integer regfile writes
-system.cpu.fp_regfile_reads 164 # number of floating regfile reads
-system.cpu.cc_regfile_reads 416269777 # number of cc regfile reads
-system.cpu.cc_regfile_writes 322038455 # number of cc regfile writes
-system.cpu.misc_regfile_reads 265590229 # number of misc regfile reads
-system.cpu.misc_regfile_writes 400570 # number of misc regfile writes
-system.cpu.dcache.tags.replacements 1660860 # number of replacements
-system.cpu.dcache.tags.tagsinuse 511.966923 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 19133185 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 1661372 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 11.516497 # Average number of references to valid blocks.
+system.cpu.commit.op_class_0::total 806389826 # Class of committed instruction
+system.cpu.commit.bw_lim_events 5444825 # number cycles where commit BW limit reached
+system.cpu.rob.rob_reads 1270729806 # The number of ROB reads
+system.cpu.rob.rob_writes 1664729387 # The number of ROB writes
+system.cpu.timesIdled 294275 # Number of times that the entire CPU went into an idle state and unscheduled itself
+system.cpu.idleCycles 2671825 # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu.quiesceCycles 9856461520 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
+system.cpu.committedInsts 407959851 # Number of Instructions Simulated
+system.cpu.committedOps 806389826 # Number of Ops (including micro ops) Simulated
+system.cpu.cpi 1.107991 # CPI: Cycles Per Instruction
+system.cpu.cpi_total 1.107991 # CPI: Total CPI of All Threads
+system.cpu.ipc 0.902534 # IPC: Instructions Per Cycle
+system.cpu.ipc_total 0.902534 # IPC: Total IPC of All Threads
+system.cpu.int_regfile_reads 1092541258 # number of integer regfile reads
+system.cpu.int_regfile_writes 656084038 # number of integer regfile writes
+system.cpu.fp_regfile_reads 176 # number of floating regfile reads
+system.cpu.cc_regfile_reads 416293281 # number of cc regfile reads
+system.cpu.cc_regfile_writes 322054452 # number of cc regfile writes
+system.cpu.misc_regfile_reads 265591845 # number of misc regfile reads
+system.cpu.misc_regfile_writes 400328 # number of misc regfile writes
+system.cpu.dcache.tags.replacements 1659836 # number of replacements
+system.cpu.dcache.tags.tagsinuse 511.989699 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 19130413 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 1660348 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 11.521930 # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle 41264250 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 511.966923 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.999935 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.999935 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_blocks::cpu.data 511.989699 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.999980 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.999980 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0 197 # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1 297 # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2 18 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::0 187 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::1 306 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::2 19 # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses 88373649 # Number of tag accesses
-system.cpu.dcache.tags.data_accesses 88373649 # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data 10984709 # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total 10984709 # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data 8081292 # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total 8081292 # number of WriteReq hits
-system.cpu.dcache.SoftPFReq_hits::cpu.data 64363 # number of SoftPFReq hits
-system.cpu.dcache.SoftPFReq_hits::total 64363 # number of SoftPFReq hits
-system.cpu.dcache.demand_hits::cpu.data 19066001 # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total 19066001 # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data 19130364 # number of overall hits
-system.cpu.dcache.overall_hits::total 19130364 # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data 1806694 # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total 1806694 # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data 334372 # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total 334372 # number of WriteReq misses
-system.cpu.dcache.SoftPFReq_misses::cpu.data 406627 # number of SoftPFReq misses
-system.cpu.dcache.SoftPFReq_misses::total 406627 # number of SoftPFReq misses
-system.cpu.dcache.demand_misses::cpu.data 2141066 # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total 2141066 # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data 2547693 # number of overall misses
-system.cpu.dcache.overall_misses::total 2547693 # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data 27203829960 # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total 27203829960 # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data 13876174615 # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total 13876174615 # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data 41080004575 # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total 41080004575 # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data 41080004575 # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total 41080004575 # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data 12791403 # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total 12791403 # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data 8415664 # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total 8415664 # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_accesses::cpu.data 470990 # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_accesses::total 470990 # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data 21207067 # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total 21207067 # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data 21678057 # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total 21678057 # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.141243 # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total 0.141243 # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.039732 # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total 0.039732 # miss rate for WriteReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.863345 # miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::total 0.863345 # miss rate for SoftPFReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data 0.100960 # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total 0.100960 # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data 0.117524 # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total 0.117524 # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15057.242654 # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 15057.242654 # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 41499.212299 # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 41499.212299 # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 19186.706330 # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 19186.706330 # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 16124.393549 # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 16124.393549 # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs 418738 # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs 44180 # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs 9.477999 # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.dcache.tags.tag_accesses 88364873 # Number of tag accesses
+system.cpu.dcache.tags.data_accesses 88364873 # Number of data accesses
+system.cpu.dcache.ReadReq_hits::cpu.data 10981747 # number of ReadReq hits
+system.cpu.dcache.ReadReq_hits::total 10981747 # number of ReadReq hits
+system.cpu.dcache.WriteReq_hits::cpu.data 8081553 # number of WriteReq hits
+system.cpu.dcache.WriteReq_hits::total 8081553 # number of WriteReq hits
+system.cpu.dcache.SoftPFReq_hits::cpu.data 64328 # number of SoftPFReq hits
+system.cpu.dcache.SoftPFReq_hits::total 64328 # number of SoftPFReq hits
+system.cpu.dcache.demand_hits::cpu.data 19063300 # number of demand (read+write) hits
+system.cpu.dcache.demand_hits::total 19063300 # number of demand (read+write) hits
+system.cpu.dcache.overall_hits::cpu.data 19127628 # number of overall hits
+system.cpu.dcache.overall_hits::total 19127628 # number of overall hits
+system.cpu.dcache.ReadReq_misses::cpu.data 1807734 # number of ReadReq misses
+system.cpu.dcache.ReadReq_misses::total 1807734 # number of ReadReq misses
+system.cpu.dcache.WriteReq_misses::cpu.data 334390 # number of WriteReq misses
+system.cpu.dcache.WriteReq_misses::total 334390 # number of WriteReq misses
+system.cpu.dcache.SoftPFReq_misses::cpu.data 406367 # number of SoftPFReq misses
+system.cpu.dcache.SoftPFReq_misses::total 406367 # number of SoftPFReq misses
+system.cpu.dcache.demand_misses::cpu.data 2142124 # number of demand (read+write) misses
+system.cpu.dcache.demand_misses::total 2142124 # number of demand (read+write) misses
+system.cpu.dcache.overall_misses::cpu.data 2548491 # number of overall misses
+system.cpu.dcache.overall_misses::total 2548491 # number of overall misses
+system.cpu.dcache.ReadReq_miss_latency::cpu.data 27237843437 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_latency::total 27237843437 # number of ReadReq miss cycles
+system.cpu.dcache.WriteReq_miss_latency::cpu.data 13894605384 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_latency::total 13894605384 # number of WriteReq miss cycles
+system.cpu.dcache.demand_miss_latency::cpu.data 41132448821 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_latency::total 41132448821 # number of demand (read+write) miss cycles
+system.cpu.dcache.overall_miss_latency::cpu.data 41132448821 # number of overall miss cycles
+system.cpu.dcache.overall_miss_latency::total 41132448821 # number of overall miss cycles
+system.cpu.dcache.ReadReq_accesses::cpu.data 12789481 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_accesses::total 12789481 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_accesses::cpu.data 8415943 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_accesses::total 8415943 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.SoftPFReq_accesses::cpu.data 470695 # number of SoftPFReq accesses(hits+misses)
+system.cpu.dcache.SoftPFReq_accesses::total 470695 # number of SoftPFReq accesses(hits+misses)
+system.cpu.dcache.demand_accesses::cpu.data 21205424 # number of demand (read+write) accesses
+system.cpu.dcache.demand_accesses::total 21205424 # number of demand (read+write) accesses
+system.cpu.dcache.overall_accesses::cpu.data 21676119 # number of overall (read+write) accesses
+system.cpu.dcache.overall_accesses::total 21676119 # number of overall (read+write) accesses
+system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.141345 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.141345 # miss rate for ReadReq accesses
+system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.039733 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.039733 # miss rate for WriteReq accesses
+system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.863334 # miss rate for SoftPFReq accesses
+system.cpu.dcache.SoftPFReq_miss_rate::total 0.863334 # miss rate for SoftPFReq accesses
+system.cpu.dcache.demand_miss_rate::cpu.data 0.101018 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.101018 # miss rate for demand accesses
+system.cpu.dcache.overall_miss_rate::cpu.data 0.117571 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.117571 # miss rate for overall accesses
+system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15067.395666 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 15067.395666 # average ReadReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 41552.096008 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 41552.096008 # average WriteReq miss latency
+system.cpu.dcache.demand_avg_miss_latency::cpu.data 19201.712329 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 19201.712329 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::cpu.data 16139.923124 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 16139.923124 # average overall miss latency
+system.cpu.dcache.blocked_cycles::no_mshrs 413510 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_targets 7 # number of cycles access was blocked
+system.cpu.dcache.blocked::no_mshrs 44186 # number of cycles access was blocked
+system.cpu.dcache.blocked::no_targets 1 # number of cycles access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_mshrs 9.358394 # average number of cycles each access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_targets 7 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
-system.cpu.dcache.writebacks::writebacks 1562601 # number of writebacks
-system.cpu.dcache.writebacks::total 1562601 # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data 836073 # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total 836073 # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data 44459 # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total 44459 # number of WriteReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data 880532 # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total 880532 # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data 880532 # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total 880532 # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data 970621 # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total 970621 # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data 289913 # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total 289913 # number of WriteReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 403165 # number of SoftPFReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::total 403165 # number of SoftPFReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data 1260534 # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total 1260534 # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data 1663699 # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total 1663699 # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 12878267529 # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total 12878267529 # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 12265177974 # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total 12265177974 # number of WriteReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 5946557500 # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 5946557500 # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data 25143445503 # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total 25143445503 # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data 31090003003 # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total 31090003003 # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 97454738500 # number of ReadReq MSHR uncacheable cycles
-system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 97454738500 # number of ReadReq MSHR uncacheable cycles
-system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 2595624500 # number of WriteReq MSHR uncacheable cycles
-system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 2595624500 # number of WriteReq MSHR uncacheable cycles
-system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 100050363000 # number of overall MSHR uncacheable cycles
-system.cpu.dcache.overall_mshr_uncacheable_latency::total 100050363000 # number of overall MSHR uncacheable cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.075881 # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.075881 # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.034449 # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.034449 # mshr miss rate for WriteReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.855995 # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.855995 # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.059439 # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total 0.059439 # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.076746 # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total 0.076746 # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13268.070162 # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13268.070162 # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 42306.409074 # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42306.409074 # average WriteReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 14749.686853 # average SoftPFReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 14749.686853 # average SoftPFReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 19946.661893 # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 19946.661893 # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 18687.276366 # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 18687.276366 # average overall mshr miss latency
+system.cpu.dcache.writebacks::writebacks 1561658 # number of writebacks
+system.cpu.dcache.writebacks::total 1561658 # number of writebacks
+system.cpu.dcache.ReadReq_mshr_hits::cpu.data 837908 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_hits::total 837908 # number of ReadReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_hits::cpu.data 44444 # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_hits::total 44444 # number of WriteReq MSHR hits
+system.cpu.dcache.demand_mshr_hits::cpu.data 882352 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_hits::total 882352 # number of demand (read+write) MSHR hits
+system.cpu.dcache.overall_mshr_hits::cpu.data 882352 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_hits::total 882352 # number of overall MSHR hits
+system.cpu.dcache.ReadReq_mshr_misses::cpu.data 969826 # number of ReadReq MSHR misses
+system.cpu.dcache.ReadReq_mshr_misses::total 969826 # number of ReadReq MSHR misses
+system.cpu.dcache.WriteReq_mshr_misses::cpu.data 289946 # number of WriteReq MSHR misses
+system.cpu.dcache.WriteReq_mshr_misses::total 289946 # number of WriteReq MSHR misses
+system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 402900 # number of SoftPFReq MSHR misses
+system.cpu.dcache.SoftPFReq_mshr_misses::total 402900 # number of SoftPFReq MSHR misses
+system.cpu.dcache.demand_mshr_misses::cpu.data 1259772 # number of demand (read+write) MSHR misses
+system.cpu.dcache.demand_mshr_misses::total 1259772 # number of demand (read+write) MSHR misses
+system.cpu.dcache.overall_mshr_misses::cpu.data 1662672 # number of overall MSHR misses
+system.cpu.dcache.overall_mshr_misses::total 1662672 # number of overall MSHR misses
+system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 12862571524 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_latency::total 12862571524 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 12285238213 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_latency::total 12285238213 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 5938147500 # number of SoftPFReq MSHR miss cycles
+system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 5938147500 # number of SoftPFReq MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_latency::cpu.data 25147809737 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_latency::total 25147809737 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_latency::cpu.data 31085957237 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_latency::total 31085957237 # number of overall MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 97453049000 # number of ReadReq MSHR uncacheable cycles
+system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 97453049000 # number of ReadReq MSHR uncacheable cycles
+system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 2592894500 # number of WriteReq MSHR uncacheable cycles
+system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 2592894500 # number of WriteReq MSHR uncacheable cycles
+system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 100045943500 # number of overall MSHR uncacheable cycles
+system.cpu.dcache.overall_mshr_uncacheable_latency::total 100045943500 # number of overall MSHR uncacheable cycles
+system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.075830 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.075830 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.034452 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.034452 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.855968 # mshr miss rate for SoftPFReq accesses
+system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.855968 # mshr miss rate for SoftPFReq accesses
+system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.059408 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.059408 # mshr miss rate for demand accesses
+system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.076705 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.076705 # mshr miss rate for overall accesses
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13262.762108 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13262.762108 # average ReadReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 42370.780121 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42370.780121 # average WriteReq mshr miss latency
+system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 14738.514520 # average SoftPFReq mshr miss latency
+system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 14738.514520 # average SoftPFReq mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 19962.191362 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 19962.191362 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 18696.385840 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 18696.385840 # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dtb_walker_cache.tags.replacements 73201 # number of replacements
-system.cpu.dtb_walker_cache.tags.tagsinuse 15.783499 # Cycle average of tags in use
-system.cpu.dtb_walker_cache.tags.total_refs 115173 # Total number of references to valid blocks.
-system.cpu.dtb_walker_cache.tags.sampled_refs 73217 # Sample count of references to valid blocks.
-system.cpu.dtb_walker_cache.tags.avg_refs 1.573036 # Average number of references to valid blocks.
+system.cpu.dtb_walker_cache.tags.replacements 73822 # number of replacements
+system.cpu.dtb_walker_cache.tags.tagsinuse 15.784353 # Cycle average of tags in use
+system.cpu.dtb_walker_cache.tags.total_refs 116295 # Total number of references to valid blocks.
+system.cpu.dtb_walker_cache.tags.sampled_refs 73836 # Sample count of references to valid blocks.
+system.cpu.dtb_walker_cache.tags.avg_refs 1.575045 # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle 194860088500 # Cycle when the warmup percentage was hit.
-system.cpu.dtb_walker_cache.tags.occ_blocks::cpu.dtb.walker 15.783499 # Average occupied blocks per requestor
-system.cpu.dtb_walker_cache.tags.occ_percent::cpu.dtb.walker 0.986469 # Average percentage of cache occupancy
-system.cpu.dtb_walker_cache.tags.occ_percent::total 0.986469 # Average percentage of cache occupancy
-system.cpu.dtb_walker_cache.tags.occ_task_id_blocks::1024 16 # Occupied blocks per task id
-system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::0 10 # Occupied blocks per task id
-system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::1 6 # Occupied blocks per task id
-system.cpu.dtb_walker_cache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
-system.cpu.dtb_walker_cache.tags.tag_accesses 453261 # Number of tag accesses
-system.cpu.dtb_walker_cache.tags.data_accesses 453261 # Number of data accesses
-system.cpu.dtb_walker_cache.ReadReq_hits::cpu.dtb.walker 115173 # number of ReadReq hits
-system.cpu.dtb_walker_cache.ReadReq_hits::total 115173 # number of ReadReq hits
-system.cpu.dtb_walker_cache.demand_hits::cpu.dtb.walker 115173 # number of demand (read+write) hits
-system.cpu.dtb_walker_cache.demand_hits::total 115173 # number of demand (read+write) hits
-system.cpu.dtb_walker_cache.overall_hits::cpu.dtb.walker 115173 # number of overall hits
-system.cpu.dtb_walker_cache.overall_hits::total 115173 # number of overall hits
-system.cpu.dtb_walker_cache.ReadReq_misses::cpu.dtb.walker 74305 # number of ReadReq misses
-system.cpu.dtb_walker_cache.ReadReq_misses::total 74305 # number of ReadReq misses
-system.cpu.dtb_walker_cache.demand_misses::cpu.dtb.walker 74305 # number of demand (read+write) misses
-system.cpu.dtb_walker_cache.demand_misses::total 74305 # number of demand (read+write) misses
-system.cpu.dtb_walker_cache.overall_misses::cpu.dtb.walker 74305 # number of overall misses
-system.cpu.dtb_walker_cache.overall_misses::total 74305 # number of overall misses
-system.cpu.dtb_walker_cache.ReadReq_miss_latency::cpu.dtb.walker 909823965 # number of ReadReq miss cycles
-system.cpu.dtb_walker_cache.ReadReq_miss_latency::total 909823965 # number of ReadReq miss cycles
-system.cpu.dtb_walker_cache.demand_miss_latency::cpu.dtb.walker 909823965 # number of demand (read+write) miss cycles
-system.cpu.dtb_walker_cache.demand_miss_latency::total 909823965 # number of demand (read+write) miss cycles
-system.cpu.dtb_walker_cache.overall_miss_latency::cpu.dtb.walker 909823965 # number of overall miss cycles
-system.cpu.dtb_walker_cache.overall_miss_latency::total 909823965 # number of overall miss cycles
-system.cpu.dtb_walker_cache.ReadReq_accesses::cpu.dtb.walker 189478 # number of ReadReq accesses(hits+misses)
-system.cpu.dtb_walker_cache.ReadReq_accesses::total 189478 # number of ReadReq accesses(hits+misses)
-system.cpu.dtb_walker_cache.demand_accesses::cpu.dtb.walker 189478 # number of demand (read+write) accesses
-system.cpu.dtb_walker_cache.demand_accesses::total 189478 # number of demand (read+write) accesses
-system.cpu.dtb_walker_cache.overall_accesses::cpu.dtb.walker 189478 # number of overall (read+write) accesses
-system.cpu.dtb_walker_cache.overall_accesses::total 189478 # number of overall (read+write) accesses
-system.cpu.dtb_walker_cache.ReadReq_miss_rate::cpu.dtb.walker 0.392156 # miss rate for ReadReq accesses
-system.cpu.dtb_walker_cache.ReadReq_miss_rate::total 0.392156 # miss rate for ReadReq accesses
-system.cpu.dtb_walker_cache.demand_miss_rate::cpu.dtb.walker 0.392156 # miss rate for demand accesses
-system.cpu.dtb_walker_cache.demand_miss_rate::total 0.392156 # miss rate for demand accesses
-system.cpu.dtb_walker_cache.overall_miss_rate::cpu.dtb.walker 0.392156 # miss rate for overall accesses
-system.cpu.dtb_walker_cache.overall_miss_rate::total 0.392156 # miss rate for overall accesses
-system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::cpu.dtb.walker 12244.451450 # average ReadReq miss latency
-system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 12244.451450 # average ReadReq miss latency
-system.cpu.dtb_walker_cache.demand_avg_miss_latency::cpu.dtb.walker 12244.451450 # average overall miss latency
-system.cpu.dtb_walker_cache.demand_avg_miss_latency::total 12244.451450 # average overall miss latency
-system.cpu.dtb_walker_cache.overall_avg_miss_latency::cpu.dtb.walker 12244.451450 # average overall miss latency
-system.cpu.dtb_walker_cache.overall_avg_miss_latency::total 12244.451450 # average overall miss latency
+system.cpu.dtb_walker_cache.tags.occ_blocks::cpu.dtb.walker 15.784353 # Average occupied blocks per requestor
+system.cpu.dtb_walker_cache.tags.occ_percent::cpu.dtb.walker 0.986522 # Average percentage of cache occupancy
+system.cpu.dtb_walker_cache.tags.occ_percent::total 0.986522 # Average percentage of cache occupancy
+system.cpu.dtb_walker_cache.tags.occ_task_id_blocks::1024 14 # Occupied blocks per task id
+system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::0 6 # Occupied blocks per task id
+system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::1 4 # Occupied blocks per task id
+system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::2 4 # Occupied blocks per task id
+system.cpu.dtb_walker_cache.tags.occ_task_id_percent::1024 0.875000 # Percentage of cache occupancy per task id
+system.cpu.dtb_walker_cache.tags.tag_accesses 457427 # Number of tag accesses
+system.cpu.dtb_walker_cache.tags.data_accesses 457427 # Number of data accesses
+system.cpu.dtb_walker_cache.ReadReq_hits::cpu.dtb.walker 116311 # number of ReadReq hits
+system.cpu.dtb_walker_cache.ReadReq_hits::total 116311 # number of ReadReq hits
+system.cpu.dtb_walker_cache.demand_hits::cpu.dtb.walker 116311 # number of demand (read+write) hits
+system.cpu.dtb_walker_cache.demand_hits::total 116311 # number of demand (read+write) hits
+system.cpu.dtb_walker_cache.overall_hits::cpu.dtb.walker 116311 # number of overall hits
+system.cpu.dtb_walker_cache.overall_hits::total 116311 # number of overall hits
+system.cpu.dtb_walker_cache.ReadReq_misses::cpu.dtb.walker 74935 # number of ReadReq misses
+system.cpu.dtb_walker_cache.ReadReq_misses::total 74935 # number of ReadReq misses
+system.cpu.dtb_walker_cache.demand_misses::cpu.dtb.walker 74935 # number of demand (read+write) misses
+system.cpu.dtb_walker_cache.demand_misses::total 74935 # number of demand (read+write) misses
+system.cpu.dtb_walker_cache.overall_misses::cpu.dtb.walker 74935 # number of overall misses
+system.cpu.dtb_walker_cache.overall_misses::total 74935 # number of overall misses
+system.cpu.dtb_walker_cache.ReadReq_miss_latency::cpu.dtb.walker 914897711 # number of ReadReq miss cycles
+system.cpu.dtb_walker_cache.ReadReq_miss_latency::total 914897711 # number of ReadReq miss cycles
+system.cpu.dtb_walker_cache.demand_miss_latency::cpu.dtb.walker 914897711 # number of demand (read+write) miss cycles
+system.cpu.dtb_walker_cache.demand_miss_latency::total 914897711 # number of demand (read+write) miss cycles
+system.cpu.dtb_walker_cache.overall_miss_latency::cpu.dtb.walker 914897711 # number of overall miss cycles
+system.cpu.dtb_walker_cache.overall_miss_latency::total 914897711 # number of overall miss cycles
+system.cpu.dtb_walker_cache.ReadReq_accesses::cpu.dtb.walker 191246 # number of ReadReq accesses(hits+misses)
+system.cpu.dtb_walker_cache.ReadReq_accesses::total 191246 # number of ReadReq accesses(hits+misses)
+system.cpu.dtb_walker_cache.demand_accesses::cpu.dtb.walker 191246 # number of demand (read+write) accesses
+system.cpu.dtb_walker_cache.demand_accesses::total 191246 # number of demand (read+write) accesses
+system.cpu.dtb_walker_cache.overall_accesses::cpu.dtb.walker 191246 # number of overall (read+write) accesses
+system.cpu.dtb_walker_cache.overall_accesses::total 191246 # number of overall (read+write) accesses
+system.cpu.dtb_walker_cache.ReadReq_miss_rate::cpu.dtb.walker 0.391825 # miss rate for ReadReq accesses
+system.cpu.dtb_walker_cache.ReadReq_miss_rate::total 0.391825 # miss rate for ReadReq accesses
+system.cpu.dtb_walker_cache.demand_miss_rate::cpu.dtb.walker 0.391825 # miss rate for demand accesses
+system.cpu.dtb_walker_cache.demand_miss_rate::total 0.391825 # miss rate for demand accesses
+system.cpu.dtb_walker_cache.overall_miss_rate::cpu.dtb.walker 0.391825 # miss rate for overall accesses
+system.cpu.dtb_walker_cache.overall_miss_rate::total 0.391825 # miss rate for overall accesses
+system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::cpu.dtb.walker 12209.217468 # average ReadReq miss latency
+system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 12209.217468 # average ReadReq miss latency
+system.cpu.dtb_walker_cache.demand_avg_miss_latency::cpu.dtb.walker 12209.217468 # average overall miss latency
+system.cpu.dtb_walker_cache.demand_avg_miss_latency::total 12209.217468 # average overall miss latency
+system.cpu.dtb_walker_cache.overall_avg_miss_latency::cpu.dtb.walker 12209.217468 # average overall miss latency
+system.cpu.dtb_walker_cache.overall_avg_miss_latency::total 12209.217468 # average overall miss latency
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes 0 # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies 0 # number of cache copies performed
-system.cpu.dtb_walker_cache.writebacks::writebacks 20777 # number of writebacks
-system.cpu.dtb_walker_cache.writebacks::total 20777 # number of writebacks
-system.cpu.dtb_walker_cache.ReadReq_mshr_misses::cpu.dtb.walker 74305 # number of ReadReq MSHR misses
-system.cpu.dtb_walker_cache.ReadReq_mshr_misses::total 74305 # number of ReadReq MSHR misses
-system.cpu.dtb_walker_cache.demand_mshr_misses::cpu.dtb.walker 74305 # number of demand (read+write) MSHR misses
-system.cpu.dtb_walker_cache.demand_mshr_misses::total 74305 # number of demand (read+write) MSHR misses
-system.cpu.dtb_walker_cache.overall_mshr_misses::cpu.dtb.walker 74305 # number of overall MSHR misses
-system.cpu.dtb_walker_cache.overall_mshr_misses::total 74305 # number of overall MSHR misses
-system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 798246705 # number of ReadReq MSHR miss cycles
-system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total 798246705 # number of ReadReq MSHR miss cycles
-system.cpu.dtb_walker_cache.demand_mshr_miss_latency::cpu.dtb.walker 798246705 # number of demand (read+write) MSHR miss cycles
-system.cpu.dtb_walker_cache.demand_mshr_miss_latency::total 798246705 # number of demand (read+write) MSHR miss cycles
-system.cpu.dtb_walker_cache.overall_mshr_miss_latency::cpu.dtb.walker 798246705 # number of overall MSHR miss cycles
-system.cpu.dtb_walker_cache.overall_mshr_miss_latency::total 798246705 # number of overall MSHR miss cycles
-system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.392156 # mshr miss rate for ReadReq accesses
-system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total 0.392156 # mshr miss rate for ReadReq accesses
-system.cpu.dtb_walker_cache.demand_mshr_miss_rate::cpu.dtb.walker 0.392156 # mshr miss rate for demand accesses
-system.cpu.dtb_walker_cache.demand_mshr_miss_rate::total 0.392156 # mshr miss rate for demand accesses
-system.cpu.dtb_walker_cache.overall_mshr_miss_rate::cpu.dtb.walker 0.392156 # mshr miss rate for overall accesses
-system.cpu.dtb_walker_cache.overall_mshr_miss_rate::total 0.392156 # mshr miss rate for overall accesses
-system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 10742.839715 # average ReadReq mshr miss latency
-system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10742.839715 # average ReadReq mshr miss latency
-system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 10742.839715 # average overall mshr miss latency
-system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 10742.839715 # average overall mshr miss latency
-system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 10742.839715 # average overall mshr miss latency
-system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 10742.839715 # average overall mshr miss latency
+system.cpu.dtb_walker_cache.writebacks::writebacks 20337 # number of writebacks
+system.cpu.dtb_walker_cache.writebacks::total 20337 # number of writebacks
+system.cpu.dtb_walker_cache.ReadReq_mshr_misses::cpu.dtb.walker 74935 # number of ReadReq MSHR misses
+system.cpu.dtb_walker_cache.ReadReq_mshr_misses::total 74935 # number of ReadReq MSHR misses
+system.cpu.dtb_walker_cache.demand_mshr_misses::cpu.dtb.walker 74935 # number of demand (read+write) MSHR misses
+system.cpu.dtb_walker_cache.demand_mshr_misses::total 74935 # number of demand (read+write) MSHR misses
+system.cpu.dtb_walker_cache.overall_mshr_misses::cpu.dtb.walker 74935 # number of overall MSHR misses
+system.cpu.dtb_walker_cache.overall_mshr_misses::total 74935 # number of overall MSHR misses
+system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 802357975 # number of ReadReq MSHR miss cycles
+system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total 802357975 # number of ReadReq MSHR miss cycles
+system.cpu.dtb_walker_cache.demand_mshr_miss_latency::cpu.dtb.walker 802357975 # number of demand (read+write) MSHR miss cycles
+system.cpu.dtb_walker_cache.demand_mshr_miss_latency::total 802357975 # number of demand (read+write) MSHR miss cycles
+system.cpu.dtb_walker_cache.overall_mshr_miss_latency::cpu.dtb.walker 802357975 # number of overall MSHR miss cycles
+system.cpu.dtb_walker_cache.overall_mshr_miss_latency::total 802357975 # number of overall MSHR miss cycles
+system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.391825 # mshr miss rate for ReadReq accesses
+system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total 0.391825 # mshr miss rate for ReadReq accesses
+system.cpu.dtb_walker_cache.demand_mshr_miss_rate::cpu.dtb.walker 0.391825 # mshr miss rate for demand accesses
+system.cpu.dtb_walker_cache.demand_mshr_miss_rate::total 0.391825 # mshr miss rate for demand accesses
+system.cpu.dtb_walker_cache.overall_mshr_miss_rate::cpu.dtb.walker 0.391825 # mshr miss rate for overall accesses
+system.cpu.dtb_walker_cache.overall_mshr_miss_rate::total 0.391825 # mshr miss rate for overall accesses
+system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 10707.386068 # average ReadReq mshr miss latency
+system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10707.386068 # average ReadReq mshr miss latency
+system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 10707.386068 # average overall mshr miss latency
+system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 10707.386068 # average overall mshr miss latency
+system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 10707.386068 # average overall mshr miss latency
+system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 10707.386068 # average overall mshr miss latency
system.cpu.dtb_walker_cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.icache.tags.replacements 998549 # number of replacements
-system.cpu.icache.tags.tagsinuse 508.782510 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 8117400 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 999061 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 8.125029 # Average number of references to valid blocks.
+system.cpu.icache.tags.replacements 1000631 # number of replacements
+system.cpu.icache.tags.tagsinuse 508.729229 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 8114183 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 1001143 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 8.104919 # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle 148026169000 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 508.782510 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.993716 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.993716 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_blocks::cpu.inst 508.729229 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.993612 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.993612 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0 104 # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1 242 # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2 166 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::0 107 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::1 233 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::2 172 # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses 10181383 # Number of tag accesses
-system.cpu.icache.tags.data_accesses 10181383 # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst 8117400 # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total 8117400 # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst 8117400 # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total 8117400 # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst 8117400 # number of overall hits
-system.cpu.icache.overall_hits::total 8117400 # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst 1064820 # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total 1064820 # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst 1064820 # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total 1064820 # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst 1064820 # number of overall misses
-system.cpu.icache.overall_misses::total 1064820 # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst 14888205043 # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total 14888205043 # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst 14888205043 # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total 14888205043 # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst 14888205043 # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total 14888205043 # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst 9182220 # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total 9182220 # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst 9182220 # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total 9182220 # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst 9182220 # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total 9182220 # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.115965 # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total 0.115965 # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst 0.115965 # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total 0.115965 # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst 0.115965 # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total 0.115965 # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13981.898389 # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 13981.898389 # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 13981.898389 # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 13981.898389 # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 13981.898389 # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 13981.898389 # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs 8289 # number of cycles access was blocked
+system.cpu.icache.tags.tag_accesses 10182374 # Number of tag accesses
+system.cpu.icache.tags.data_accesses 10182374 # Number of data accesses
+system.cpu.icache.ReadReq_hits::cpu.inst 8114183 # number of ReadReq hits
+system.cpu.icache.ReadReq_hits::total 8114183 # number of ReadReq hits
+system.cpu.icache.demand_hits::cpu.inst 8114183 # number of demand (read+write) hits
+system.cpu.icache.demand_hits::total 8114183 # number of demand (read+write) hits
+system.cpu.icache.overall_hits::cpu.inst 8114183 # number of overall hits
+system.cpu.icache.overall_hits::total 8114183 # number of overall hits
+system.cpu.icache.ReadReq_misses::cpu.inst 1066954 # number of ReadReq misses
+system.cpu.icache.ReadReq_misses::total 1066954 # number of ReadReq misses
+system.cpu.icache.demand_misses::cpu.inst 1066954 # number of demand (read+write) misses
+system.cpu.icache.demand_misses::total 1066954 # number of demand (read+write) misses
+system.cpu.icache.overall_misses::cpu.inst 1066954 # number of overall misses
+system.cpu.icache.overall_misses::total 1066954 # number of overall misses
+system.cpu.icache.ReadReq_miss_latency::cpu.inst 14925731792 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_latency::total 14925731792 # number of ReadReq miss cycles
+system.cpu.icache.demand_miss_latency::cpu.inst 14925731792 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_latency::total 14925731792 # number of demand (read+write) miss cycles
+system.cpu.icache.overall_miss_latency::cpu.inst 14925731792 # number of overall miss cycles
+system.cpu.icache.overall_miss_latency::total 14925731792 # number of overall miss cycles
+system.cpu.icache.ReadReq_accesses::cpu.inst 9181137 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_accesses::total 9181137 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.demand_accesses::cpu.inst 9181137 # number of demand (read+write) accesses
+system.cpu.icache.demand_accesses::total 9181137 # number of demand (read+write) accesses
+system.cpu.icache.overall_accesses::cpu.inst 9181137 # number of overall (read+write) accesses
+system.cpu.icache.overall_accesses::total 9181137 # number of overall (read+write) accesses
+system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.116212 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.116212 # miss rate for ReadReq accesses
+system.cpu.icache.demand_miss_rate::cpu.inst 0.116212 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.116212 # miss rate for demand accesses
+system.cpu.icache.overall_miss_rate::cpu.inst 0.116212 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.116212 # miss rate for overall accesses
+system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13989.105240 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 13989.105240 # average ReadReq miss latency
+system.cpu.icache.demand_avg_miss_latency::cpu.inst 13989.105240 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 13989.105240 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::cpu.inst 13989.105240 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 13989.105240 # average overall miss latency
+system.cpu.icache.blocked_cycles::no_mshrs 10002 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs 307 # number of cycles access was blocked
+system.cpu.icache.blocked::no_mshrs 328 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs 27 # average number of cycles each access was blocked
+system.cpu.icache.avg_blocked_cycles::no_mshrs 30.493902 # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
-system.cpu.icache.ReadReq_mshr_hits::cpu.inst 65657 # number of ReadReq MSHR hits
-system.cpu.icache.ReadReq_mshr_hits::total 65657 # number of ReadReq MSHR hits
-system.cpu.icache.demand_mshr_hits::cpu.inst 65657 # number of demand (read+write) MSHR hits
-system.cpu.icache.demand_mshr_hits::total 65657 # number of demand (read+write) MSHR hits
-system.cpu.icache.overall_mshr_hits::cpu.inst 65657 # number of overall MSHR hits
-system.cpu.icache.overall_mshr_hits::total 65657 # number of overall MSHR hits
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst 999163 # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total 999163 # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst 999163 # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total 999163 # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst 999163 # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total 999163 # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 12710822780 # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total 12710822780 # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst 12710822780 # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total 12710822780 # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst 12710822780 # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total 12710822780 # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.108815 # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total 0.108815 # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.108815 # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total 0.108815 # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.108815 # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total 0.108815 # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12721.470651 # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12721.470651 # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12721.470651 # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 12721.470651 # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12721.470651 # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 12721.470651 # average overall mshr miss latency
+system.cpu.icache.ReadReq_mshr_hits::cpu.inst 65717 # number of ReadReq MSHR hits
+system.cpu.icache.ReadReq_mshr_hits::total 65717 # number of ReadReq MSHR hits
+system.cpu.icache.demand_mshr_hits::cpu.inst 65717 # number of demand (read+write) MSHR hits
+system.cpu.icache.demand_mshr_hits::total 65717 # number of demand (read+write) MSHR hits
+system.cpu.icache.overall_mshr_hits::cpu.inst 65717 # number of overall MSHR hits
+system.cpu.icache.overall_mshr_hits::total 65717 # number of overall MSHR hits
+system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1001237 # number of ReadReq MSHR misses
+system.cpu.icache.ReadReq_mshr_misses::total 1001237 # number of ReadReq MSHR misses
+system.cpu.icache.demand_mshr_misses::cpu.inst 1001237 # number of demand (read+write) MSHR misses
+system.cpu.icache.demand_mshr_misses::total 1001237 # number of demand (read+write) MSHR misses
+system.cpu.icache.overall_mshr_misses::cpu.inst 1001237 # number of overall MSHR misses
+system.cpu.icache.overall_mshr_misses::total 1001237 # number of overall MSHR misses
+system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 12740674547 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_latency::total 12740674547 # number of ReadReq MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_latency::cpu.inst 12740674547 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_latency::total 12740674547 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_latency::cpu.inst 12740674547 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_latency::total 12740674547 # number of overall MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.109054 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.109054 # mshr miss rate for ReadReq accesses
+system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.109054 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.109054 # mshr miss rate for demand accesses
+system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.109054 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.109054 # mshr miss rate for overall accesses
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12724.933804 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12724.933804 # average ReadReq mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12724.933804 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 12724.933804 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12724.933804 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 12724.933804 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.itb_walker_cache.tags.replacements 13893 # number of replacements
-system.cpu.itb_walker_cache.tags.tagsinuse 6.071844 # Cycle average of tags in use
-system.cpu.itb_walker_cache.tags.total_refs 25336 # Total number of references to valid blocks.
-system.cpu.itb_walker_cache.tags.sampled_refs 13905 # Sample count of references to valid blocks.
-system.cpu.itb_walker_cache.tags.avg_refs 1.822078 # Average number of references to valid blocks.
-system.cpu.itb_walker_cache.tags.warmup_cycle 5120509210500 # Cycle when the warmup percentage was hit.
-system.cpu.itb_walker_cache.tags.occ_blocks::cpu.itb.walker 6.071844 # Average occupied blocks per requestor
-system.cpu.itb_walker_cache.tags.occ_percent::cpu.itb.walker 0.379490 # Average percentage of cache occupancy
-system.cpu.itb_walker_cache.tags.occ_percent::total 0.379490 # Average percentage of cache occupancy
-system.cpu.itb_walker_cache.tags.occ_task_id_blocks::1024 12 # Occupied blocks per task id
-system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::0 8 # Occupied blocks per task id
+system.cpu.itb_walker_cache.tags.replacements 14933 # number of replacements
+system.cpu.itb_walker_cache.tags.tagsinuse 6.063651 # Cycle average of tags in use
+system.cpu.itb_walker_cache.tags.total_refs 25583 # Total number of references to valid blocks.
+system.cpu.itb_walker_cache.tags.sampled_refs 14948 # Sample count of references to valid blocks.
+system.cpu.itb_walker_cache.tags.avg_refs 1.711466 # Average number of references to valid blocks.
+system.cpu.itb_walker_cache.tags.warmup_cycle 5108134601500 # Cycle when the warmup percentage was hit.
+system.cpu.itb_walker_cache.tags.occ_blocks::cpu.itb.walker 6.063651 # Average occupied blocks per requestor
+system.cpu.itb_walker_cache.tags.occ_percent::cpu.itb.walker 0.378978 # Average percentage of cache occupancy
+system.cpu.itb_walker_cache.tags.occ_percent::total 0.378978 # Average percentage of cache occupancy
+system.cpu.itb_walker_cache.tags.occ_task_id_blocks::1024 15 # Occupied blocks per task id
+system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::0 9 # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::1 2 # Occupied blocks per task id
-system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::2 1 # Occupied blocks per task id
-system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::3 1 # Occupied blocks per task id
-system.cpu.itb_walker_cache.tags.occ_task_id_percent::1024 0.750000 # Percentage of cache occupancy per task id
-system.cpu.itb_walker_cache.tags.tag_accesses 95038 # Number of tag accesses
-system.cpu.itb_walker_cache.tags.data_accesses 95038 # Number of data accesses
-system.cpu.itb_walker_cache.ReadReq_hits::cpu.itb.walker 25353 # number of ReadReq hits
-system.cpu.itb_walker_cache.ReadReq_hits::total 25353 # number of ReadReq hits
+system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::2 4 # Occupied blocks per task id
+system.cpu.itb_walker_cache.tags.occ_task_id_percent::1024 0.937500 # Percentage of cache occupancy per task id
+system.cpu.itb_walker_cache.tags.tag_accesses 98613 # Number of tag accesses
+system.cpu.itb_walker_cache.tags.data_accesses 98613 # Number of data accesses
+system.cpu.itb_walker_cache.ReadReq_hits::cpu.itb.walker 25588 # number of ReadReq hits
+system.cpu.itb_walker_cache.ReadReq_hits::total 25588 # number of ReadReq hits
system.cpu.itb_walker_cache.WriteReq_hits::cpu.itb.walker 2 # number of WriteReq hits
system.cpu.itb_walker_cache.WriteReq_hits::total 2 # number of WriteReq hits
-system.cpu.itb_walker_cache.demand_hits::cpu.itb.walker 25355 # number of demand (read+write) hits
-system.cpu.itb_walker_cache.demand_hits::total 25355 # number of demand (read+write) hits
-system.cpu.itb_walker_cache.overall_hits::cpu.itb.walker 25355 # number of overall hits
-system.cpu.itb_walker_cache.overall_hits::total 25355 # number of overall hits
-system.cpu.itb_walker_cache.ReadReq_misses::cpu.itb.walker 14776 # number of ReadReq misses
-system.cpu.itb_walker_cache.ReadReq_misses::total 14776 # number of ReadReq misses
-system.cpu.itb_walker_cache.demand_misses::cpu.itb.walker 14776 # number of demand (read+write) misses
-system.cpu.itb_walker_cache.demand_misses::total 14776 # number of demand (read+write) misses
-system.cpu.itb_walker_cache.overall_misses::cpu.itb.walker 14776 # number of overall misses
-system.cpu.itb_walker_cache.overall_misses::total 14776 # number of overall misses
-system.cpu.itb_walker_cache.ReadReq_miss_latency::cpu.itb.walker 169038743 # number of ReadReq miss cycles
-system.cpu.itb_walker_cache.ReadReq_miss_latency::total 169038743 # number of ReadReq miss cycles
-system.cpu.itb_walker_cache.demand_miss_latency::cpu.itb.walker 169038743 # number of demand (read+write) miss cycles
-system.cpu.itb_walker_cache.demand_miss_latency::total 169038743 # number of demand (read+write) miss cycles
-system.cpu.itb_walker_cache.overall_miss_latency::cpu.itb.walker 169038743 # number of overall miss cycles
-system.cpu.itb_walker_cache.overall_miss_latency::total 169038743 # number of overall miss cycles
-system.cpu.itb_walker_cache.ReadReq_accesses::cpu.itb.walker 40129 # number of ReadReq accesses(hits+misses)
-system.cpu.itb_walker_cache.ReadReq_accesses::total 40129 # number of ReadReq accesses(hits+misses)
+system.cpu.itb_walker_cache.demand_hits::cpu.itb.walker 25590 # number of demand (read+write) hits
+system.cpu.itb_walker_cache.demand_hits::total 25590 # number of demand (read+write) hits
+system.cpu.itb_walker_cache.overall_hits::cpu.itb.walker 25590 # number of overall hits
+system.cpu.itb_walker_cache.overall_hits::total 25590 # number of overall hits
+system.cpu.itb_walker_cache.ReadReq_misses::cpu.itb.walker 15811 # number of ReadReq misses
+system.cpu.itb_walker_cache.ReadReq_misses::total 15811 # number of ReadReq misses
+system.cpu.itb_walker_cache.demand_misses::cpu.itb.walker 15811 # number of demand (read+write) misses
+system.cpu.itb_walker_cache.demand_misses::total 15811 # number of demand (read+write) misses
+system.cpu.itb_walker_cache.overall_misses::cpu.itb.walker 15811 # number of overall misses
+system.cpu.itb_walker_cache.overall_misses::total 15811 # number of overall misses
+system.cpu.itb_walker_cache.ReadReq_miss_latency::cpu.itb.walker 183242996 # number of ReadReq miss cycles
+system.cpu.itb_walker_cache.ReadReq_miss_latency::total 183242996 # number of ReadReq miss cycles
+system.cpu.itb_walker_cache.demand_miss_latency::cpu.itb.walker 183242996 # number of demand (read+write) miss cycles
+system.cpu.itb_walker_cache.demand_miss_latency::total 183242996 # number of demand (read+write) miss cycles
+system.cpu.itb_walker_cache.overall_miss_latency::cpu.itb.walker 183242996 # number of overall miss cycles
+system.cpu.itb_walker_cache.overall_miss_latency::total 183242996 # number of overall miss cycles
+system.cpu.itb_walker_cache.ReadReq_accesses::cpu.itb.walker 41399 # number of ReadReq accesses(hits+misses)
+system.cpu.itb_walker_cache.ReadReq_accesses::total 41399 # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.WriteReq_accesses::cpu.itb.walker 2 # number of WriteReq accesses(hits+misses)
system.cpu.itb_walker_cache.WriteReq_accesses::total 2 # number of WriteReq accesses(hits+misses)
-system.cpu.itb_walker_cache.demand_accesses::cpu.itb.walker 40131 # number of demand (read+write) accesses
-system.cpu.itb_walker_cache.demand_accesses::total 40131 # number of demand (read+write) accesses
-system.cpu.itb_walker_cache.overall_accesses::cpu.itb.walker 40131 # number of overall (read+write) accesses
-system.cpu.itb_walker_cache.overall_accesses::total 40131 # number of overall (read+write) accesses
-system.cpu.itb_walker_cache.ReadReq_miss_rate::cpu.itb.walker 0.368213 # miss rate for ReadReq accesses
-system.cpu.itb_walker_cache.ReadReq_miss_rate::total 0.368213 # miss rate for ReadReq accesses
-system.cpu.itb_walker_cache.demand_miss_rate::cpu.itb.walker 0.368194 # miss rate for demand accesses
-system.cpu.itb_walker_cache.demand_miss_rate::total 0.368194 # miss rate for demand accesses
-system.cpu.itb_walker_cache.overall_miss_rate::cpu.itb.walker 0.368194 # miss rate for overall accesses
-system.cpu.itb_walker_cache.overall_miss_rate::total 0.368194 # miss rate for overall accesses
-system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::cpu.itb.walker 11440.088184 # average ReadReq miss latency
-system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 11440.088184 # average ReadReq miss latency
-system.cpu.itb_walker_cache.demand_avg_miss_latency::cpu.itb.walker 11440.088184 # average overall miss latency
-system.cpu.itb_walker_cache.demand_avg_miss_latency::total 11440.088184 # average overall miss latency
-system.cpu.itb_walker_cache.overall_avg_miss_latency::cpu.itb.walker 11440.088184 # average overall miss latency
-system.cpu.itb_walker_cache.overall_avg_miss_latency::total 11440.088184 # average overall miss latency
+system.cpu.itb_walker_cache.demand_accesses::cpu.itb.walker 41401 # number of demand (read+write) accesses
+system.cpu.itb_walker_cache.demand_accesses::total 41401 # number of demand (read+write) accesses
+system.cpu.itb_walker_cache.overall_accesses::cpu.itb.walker 41401 # number of overall (read+write) accesses
+system.cpu.itb_walker_cache.overall_accesses::total 41401 # number of overall (read+write) accesses
+system.cpu.itb_walker_cache.ReadReq_miss_rate::cpu.itb.walker 0.381917 # miss rate for ReadReq accesses
+system.cpu.itb_walker_cache.ReadReq_miss_rate::total 0.381917 # miss rate for ReadReq accesses
+system.cpu.itb_walker_cache.demand_miss_rate::cpu.itb.walker 0.381899 # miss rate for demand accesses
+system.cpu.itb_walker_cache.demand_miss_rate::total 0.381899 # miss rate for demand accesses
+system.cpu.itb_walker_cache.overall_miss_rate::cpu.itb.walker 0.381899 # miss rate for overall accesses
+system.cpu.itb_walker_cache.overall_miss_rate::total 0.381899 # miss rate for overall accesses
+system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::cpu.itb.walker 11589.589273 # average ReadReq miss latency
+system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 11589.589273 # average ReadReq miss latency
+system.cpu.itb_walker_cache.demand_avg_miss_latency::cpu.itb.walker 11589.589273 # average overall miss latency
+system.cpu.itb_walker_cache.demand_avg_miss_latency::total 11589.589273 # average overall miss latency
+system.cpu.itb_walker_cache.overall_avg_miss_latency::cpu.itb.walker 11589.589273 # average overall miss latency
+system.cpu.itb_walker_cache.overall_avg_miss_latency::total 11589.589273 # average overall miss latency
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes 0 # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies 0 # number of cache copies performed
-system.cpu.itb_walker_cache.writebacks::writebacks 2930 # number of writebacks
-system.cpu.itb_walker_cache.writebacks::total 2930 # number of writebacks
-system.cpu.itb_walker_cache.ReadReq_mshr_misses::cpu.itb.walker 14776 # number of ReadReq MSHR misses
-system.cpu.itb_walker_cache.ReadReq_mshr_misses::total 14776 # number of ReadReq MSHR misses
-system.cpu.itb_walker_cache.demand_mshr_misses::cpu.itb.walker 14776 # number of demand (read+write) MSHR misses
-system.cpu.itb_walker_cache.demand_mshr_misses::total 14776 # number of demand (read+write) MSHR misses
-system.cpu.itb_walker_cache.overall_mshr_misses::cpu.itb.walker 14776 # number of overall MSHR misses
-system.cpu.itb_walker_cache.overall_mshr_misses::total 14776 # number of overall MSHR misses
-system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::cpu.itb.walker 146855281 # number of ReadReq MSHR miss cycles
-system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total 146855281 # number of ReadReq MSHR miss cycles
-system.cpu.itb_walker_cache.demand_mshr_miss_latency::cpu.itb.walker 146855281 # number of demand (read+write) MSHR miss cycles
-system.cpu.itb_walker_cache.demand_mshr_miss_latency::total 146855281 # number of demand (read+write) MSHR miss cycles
-system.cpu.itb_walker_cache.overall_mshr_miss_latency::cpu.itb.walker 146855281 # number of overall MSHR miss cycles
-system.cpu.itb_walker_cache.overall_mshr_miss_latency::total 146855281 # number of overall MSHR miss cycles
-system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.368213 # mshr miss rate for ReadReq accesses
-system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total 0.368213 # mshr miss rate for ReadReq accesses
-system.cpu.itb_walker_cache.demand_mshr_miss_rate::cpu.itb.walker 0.368194 # mshr miss rate for demand accesses
-system.cpu.itb_walker_cache.demand_mshr_miss_rate::total 0.368194 # mshr miss rate for demand accesses
-system.cpu.itb_walker_cache.overall_mshr_miss_rate::cpu.itb.walker 0.368194 # mshr miss rate for overall accesses
-system.cpu.itb_walker_cache.overall_mshr_miss_rate::total 0.368194 # mshr miss rate for overall accesses
-system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 9938.771048 # average ReadReq mshr miss latency
-system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 9938.771048 # average ReadReq mshr miss latency
-system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::cpu.itb.walker 9938.771048 # average overall mshr miss latency
-system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 9938.771048 # average overall mshr miss latency
-system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::cpu.itb.walker 9938.771048 # average overall mshr miss latency
-system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 9938.771048 # average overall mshr miss latency
+system.cpu.itb_walker_cache.writebacks::writebacks 3310 # number of writebacks
+system.cpu.itb_walker_cache.writebacks::total 3310 # number of writebacks
+system.cpu.itb_walker_cache.ReadReq_mshr_misses::cpu.itb.walker 15811 # number of ReadReq MSHR misses
+system.cpu.itb_walker_cache.ReadReq_mshr_misses::total 15811 # number of ReadReq MSHR misses
+system.cpu.itb_walker_cache.demand_mshr_misses::cpu.itb.walker 15811 # number of demand (read+write) MSHR misses
+system.cpu.itb_walker_cache.demand_mshr_misses::total 15811 # number of demand (read+write) MSHR misses
+system.cpu.itb_walker_cache.overall_mshr_misses::cpu.itb.walker 15811 # number of overall MSHR misses
+system.cpu.itb_walker_cache.overall_mshr_misses::total 15811 # number of overall MSHR misses
+system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::cpu.itb.walker 159511522 # number of ReadReq MSHR miss cycles
+system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total 159511522 # number of ReadReq MSHR miss cycles
+system.cpu.itb_walker_cache.demand_mshr_miss_latency::cpu.itb.walker 159511522 # number of demand (read+write) MSHR miss cycles
+system.cpu.itb_walker_cache.demand_mshr_miss_latency::total 159511522 # number of demand (read+write) MSHR miss cycles
+system.cpu.itb_walker_cache.overall_mshr_miss_latency::cpu.itb.walker 159511522 # number of overall MSHR miss cycles
+system.cpu.itb_walker_cache.overall_mshr_miss_latency::total 159511522 # number of overall MSHR miss cycles
+system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.381917 # mshr miss rate for ReadReq accesses
+system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total 0.381917 # mshr miss rate for ReadReq accesses
+system.cpu.itb_walker_cache.demand_mshr_miss_rate::cpu.itb.walker 0.381899 # mshr miss rate for demand accesses
+system.cpu.itb_walker_cache.demand_mshr_miss_rate::total 0.381899 # mshr miss rate for demand accesses
+system.cpu.itb_walker_cache.overall_mshr_miss_rate::cpu.itb.walker 0.381899 # mshr miss rate for overall accesses
+system.cpu.itb_walker_cache.overall_mshr_miss_rate::total 0.381899 # mshr miss rate for overall accesses
+system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 10088.642211 # average ReadReq mshr miss latency
+system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10088.642211 # average ReadReq mshr miss latency
+system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::cpu.itb.walker 10088.642211 # average overall mshr miss latency
+system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 10088.642211 # average overall mshr miss latency
+system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::cpu.itb.walker 10088.642211 # average overall mshr miss latency
+system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 10088.642211 # average overall mshr miss latency
system.cpu.itb_walker_cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.tags.replacements 112586 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 64823.777262 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 3838448 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 176580 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 21.737728 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.replacements 112684 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 64825.802499 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 3846196 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 176714 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 21.765089 # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks 50334.465140 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 16.515711 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 0.150651 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 3177.784987 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 11294.860772 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks 0.768043 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.dtb.walker 0.000252 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_blocks::writebacks 50361.141250 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 15.517179 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 0.137228 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 3161.997282 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 11287.009561 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_percent::writebacks 0.768450 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::cpu.dtb.walker 0.000237 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.itb.walker 0.000002 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst 0.048489 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data 0.172346 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.989132 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024 63994 # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0 60 # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1 578 # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2 3409 # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3 4787 # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4 55160 # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024 0.976471 # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses 35090469 # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses 35090469 # Number of data accesses
-system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 67085 # number of ReadReq hits
-system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 12024 # number of ReadReq hits
-system.cpu.l2cache.ReadReq_hits::cpu.inst 982640 # number of ReadReq hits
-system.cpu.l2cache.ReadReq_hits::cpu.data 1337375 # number of ReadReq hits
-system.cpu.l2cache.ReadReq_hits::total 2399124 # number of ReadReq hits
-system.cpu.l2cache.Writeback_hits::writebacks 1586308 # number of Writeback hits
-system.cpu.l2cache.Writeback_hits::total 1586308 # number of Writeback hits
-system.cpu.l2cache.UpgradeReq_hits::cpu.data 347 # number of UpgradeReq hits
-system.cpu.l2cache.UpgradeReq_hits::total 347 # number of UpgradeReq hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data 154552 # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total 154552 # number of ReadExReq hits
-system.cpu.l2cache.demand_hits::cpu.dtb.walker 67085 # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.itb.walker 12024 # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.inst 982640 # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data 1491927 # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total 2553676 # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.dtb.walker 67085 # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.itb.walker 12024 # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.inst 982640 # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data 1491927 # number of overall hits
-system.cpu.l2cache.overall_hits::total 2553676 # number of overall hits
-system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 72 # number of ReadReq misses
-system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 6 # number of ReadReq misses
-system.cpu.l2cache.ReadReq_misses::cpu.inst 16338 # number of ReadReq misses
-system.cpu.l2cache.ReadReq_misses::cpu.data 35694 # number of ReadReq misses
-system.cpu.l2cache.ReadReq_misses::total 52110 # number of ReadReq misses
-system.cpu.l2cache.UpgradeReq_misses::cpu.data 1456 # number of UpgradeReq misses
-system.cpu.l2cache.UpgradeReq_misses::total 1456 # number of UpgradeReq misses
-system.cpu.l2cache.ReadExReq_misses::cpu.data 133212 # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total 133212 # number of ReadExReq misses
-system.cpu.l2cache.demand_misses::cpu.dtb.walker 72 # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.itb.walker 6 # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.inst 16338 # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data 168906 # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total 185322 # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.dtb.walker 72 # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.itb.walker 6 # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.inst 16338 # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data 168906 # number of overall misses
-system.cpu.l2cache.overall_misses::total 185322 # number of overall misses
-system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 6378000 # number of ReadReq miss cycles
-system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 517750 # number of ReadReq miss cycles
-system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 1368817000 # number of ReadReq miss cycles
-system.cpu.l2cache.ReadReq_miss_latency::cpu.data 3072160502 # number of ReadReq miss cycles
-system.cpu.l2cache.ReadReq_miss_latency::total 4447873252 # number of ReadReq miss cycles
-system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 23702788 # number of UpgradeReq miss cycles
-system.cpu.l2cache.UpgradeReq_miss_latency::total 23702788 # number of UpgradeReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 10297290972 # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total 10297290972 # number of ReadExReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 6378000 # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 517750 # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst 1368817000 # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data 13369451474 # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total 14745164224 # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 6378000 # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 517750 # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst 1368817000 # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data 13369451474 # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total 14745164224 # number of overall miss cycles
-system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 67157 # number of ReadReq accesses(hits+misses)
-system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 12030 # number of ReadReq accesses(hits+misses)
-system.cpu.l2cache.ReadReq_accesses::cpu.inst 998978 # number of ReadReq accesses(hits+misses)
-system.cpu.l2cache.ReadReq_accesses::cpu.data 1373069 # number of ReadReq accesses(hits+misses)
-system.cpu.l2cache.ReadReq_accesses::total 2451234 # number of ReadReq accesses(hits+misses)
-system.cpu.l2cache.Writeback_accesses::writebacks 1586308 # number of Writeback accesses(hits+misses)
-system.cpu.l2cache.Writeback_accesses::total 1586308 # number of Writeback accesses(hits+misses)
-system.cpu.l2cache.UpgradeReq_accesses::cpu.data 1803 # number of UpgradeReq accesses(hits+misses)
-system.cpu.l2cache.UpgradeReq_accesses::total 1803 # number of UpgradeReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data 287764 # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total 287764 # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.dtb.walker 67157 # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.itb.walker 12030 # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.inst 998978 # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data 1660833 # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total 2738998 # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.dtb.walker 67157 # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.itb.walker 12030 # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst 998978 # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data 1660833 # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total 2738998 # number of overall (read+write) accesses
-system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.001072 # miss rate for ReadReq accesses
-system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.000499 # miss rate for ReadReq accesses
-system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.016355 # miss rate for ReadReq accesses
-system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.025996 # miss rate for ReadReq accesses
-system.cpu.l2cache.ReadReq_miss_rate::total 0.021259 # miss rate for ReadReq accesses
-system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.807543 # miss rate for UpgradeReq accesses
-system.cpu.l2cache.UpgradeReq_miss_rate::total 0.807543 # miss rate for UpgradeReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.462921 # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total 0.462921 # miss rate for ReadExReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.001072 # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.000499 # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst 0.016355 # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data 0.101700 # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total 0.067661 # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.001072 # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.000499 # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst 0.016355 # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data 0.101700 # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total 0.067661 # miss rate for overall accesses
-system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 88583.333333 # average ReadReq miss latency
-system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 86291.666667 # average ReadReq miss latency
-system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 83781.184968 # average ReadReq miss latency
-system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 86069.381465 # average ReadReq miss latency
-system.cpu.l2cache.ReadReq_avg_miss_latency::total 85355.464441 # average ReadReq miss latency
-system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 16279.387363 # average UpgradeReq miss latency
-system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 16279.387363 # average UpgradeReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 77300.025313 # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 77300.025313 # average ReadExReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 88583.333333 # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 86291.666667 # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 83781.184968 # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 79153.206363 # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 79565.104111 # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 88583.333333 # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 86291.666667 # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 83781.184968 # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 79153.206363 # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 79565.104111 # average overall miss latency
+system.cpu.l2cache.tags.occ_percent::cpu.inst 0.048248 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::cpu.data 0.172226 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.989163 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_task_id_blocks::1024 64030 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::0 29 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::1 558 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::2 3484 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::3 5616 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::4 54343 # Occupied blocks per task id
+system.cpu.l2cache.tags.occ_task_id_percent::1024 0.977020 # Percentage of cache occupancy per task id
+system.cpu.l2cache.tags.tag_accesses 35101682 # Number of tag accesses
+system.cpu.l2cache.tags.data_accesses 35101682 # Number of data accesses
+system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 67331 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 13137 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_hits::cpu.inst 984666 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_hits::cpu.data 1336353 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_hits::total 2401487 # number of ReadReq hits
+system.cpu.l2cache.Writeback_hits::writebacks 1585305 # number of Writeback hits
+system.cpu.l2cache.Writeback_hits::total 1585305 # number of Writeback hits
+system.cpu.l2cache.UpgradeReq_hits::cpu.data 326 # number of UpgradeReq hits
+system.cpu.l2cache.UpgradeReq_hits::total 326 # number of UpgradeReq hits
+system.cpu.l2cache.ReadExReq_hits::cpu.data 154346 # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_hits::total 154346 # number of ReadExReq hits
+system.cpu.l2cache.demand_hits::cpu.dtb.walker 67331 # number of demand (read+write) hits
+system.cpu.l2cache.demand_hits::cpu.itb.walker 13137 # number of demand (read+write) hits
+system.cpu.l2cache.demand_hits::cpu.inst 984666 # number of demand (read+write) hits
+system.cpu.l2cache.demand_hits::cpu.data 1490699 # number of demand (read+write) hits
+system.cpu.l2cache.demand_hits::total 2555833 # number of demand (read+write) hits
+system.cpu.l2cache.overall_hits::cpu.dtb.walker 67331 # number of overall hits
+system.cpu.l2cache.overall_hits::cpu.itb.walker 13137 # number of overall hits
+system.cpu.l2cache.overall_hits::cpu.inst 984666 # number of overall hits
+system.cpu.l2cache.overall_hits::cpu.data 1490699 # number of overall hits
+system.cpu.l2cache.overall_hits::total 2555833 # number of overall hits
+system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 66 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 5 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_misses::cpu.inst 16391 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_misses::cpu.data 35623 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_misses::total 52085 # number of ReadReq misses
+system.cpu.l2cache.UpgradeReq_misses::cpu.data 1473 # number of UpgradeReq misses
+system.cpu.l2cache.UpgradeReq_misses::total 1473 # number of UpgradeReq misses
+system.cpu.l2cache.ReadExReq_misses::cpu.data 133459 # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_misses::total 133459 # number of ReadExReq misses
+system.cpu.l2cache.demand_misses::cpu.dtb.walker 66 # number of demand (read+write) misses
+system.cpu.l2cache.demand_misses::cpu.itb.walker 5 # number of demand (read+write) misses
+system.cpu.l2cache.demand_misses::cpu.inst 16391 # number of demand (read+write) misses
+system.cpu.l2cache.demand_misses::cpu.data 169082 # number of demand (read+write) misses
+system.cpu.l2cache.demand_misses::total 185544 # number of demand (read+write) misses
+system.cpu.l2cache.overall_misses::cpu.dtb.walker 66 # number of overall misses
+system.cpu.l2cache.overall_misses::cpu.itb.walker 5 # number of overall misses
+system.cpu.l2cache.overall_misses::cpu.inst 16391 # number of overall misses
+system.cpu.l2cache.overall_misses::cpu.data 169082 # number of overall misses
+system.cpu.l2cache.overall_misses::total 185544 # number of overall misses
+system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 6193250 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 446000 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 1375483774 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_latency::cpu.data 3059797000 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_latency::total 4441920024 # number of ReadReq miss cycles
+system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 22673320 # number of UpgradeReq miss cycles
+system.cpu.l2cache.UpgradeReq_miss_latency::total 22673320 # number of UpgradeReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 10319199473 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_latency::total 10319199473 # number of ReadExReq miss cycles
+system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 6193250 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 446000 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_latency::cpu.inst 1375483774 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_latency::cpu.data 13378996473 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_latency::total 14761119497 # number of demand (read+write) miss cycles
+system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 6193250 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 446000 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_latency::cpu.inst 1375483774 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_latency::cpu.data 13378996473 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_latency::total 14761119497 # number of overall miss cycles
+system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 67397 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 13142 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_accesses::cpu.inst 1001057 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_accesses::cpu.data 1371976 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_accesses::total 2453572 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.Writeback_accesses::writebacks 1585305 # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_accesses::total 1585305 # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.UpgradeReq_accesses::cpu.data 1799 # number of UpgradeReq accesses(hits+misses)
+system.cpu.l2cache.UpgradeReq_accesses::total 1799 # number of UpgradeReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_accesses::cpu.data 287805 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_accesses::total 287805 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.demand_accesses::cpu.dtb.walker 67397 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_accesses::cpu.itb.walker 13142 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_accesses::cpu.inst 1001057 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_accesses::cpu.data 1659781 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_accesses::total 2741377 # number of demand (read+write) accesses
+system.cpu.l2cache.overall_accesses::cpu.dtb.walker 67397 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_accesses::cpu.itb.walker 13142 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_accesses::cpu.inst 1001057 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_accesses::cpu.data 1659781 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_accesses::total 2741377 # number of overall (read+write) accesses
+system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.000979 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.000380 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.016374 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.025965 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.021228 # miss rate for ReadReq accesses
+system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.818788 # miss rate for UpgradeReq accesses
+system.cpu.l2cache.UpgradeReq_miss_rate::total 0.818788 # miss rate for UpgradeReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.463713 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.463713 # miss rate for ReadExReq accesses
+system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.000979 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.000380 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::cpu.inst 0.016374 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::cpu.data 0.101870 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.067683 # miss rate for demand accesses
+system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.000979 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.000380 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::cpu.inst 0.016374 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::cpu.data 0.101870 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.067683 # miss rate for overall accesses
+system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 93837.121212 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 89200 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 83917.013849 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 85893.860708 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 85282.135432 # average ReadReq miss latency
+system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 15392.613714 # average UpgradeReq miss latency
+system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 15392.613714 # average UpgradeReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 77321.120891 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 77321.120891 # average ReadExReq miss latency
+system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 93837.121212 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 89200 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 83917.013849 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::cpu.data 79127.266492 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 79555.897776 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 93837.121212 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 89200 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 83917.013849 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::cpu.data 79127.266492 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 79555.897776 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
-system.cpu.l2cache.writebacks::writebacks 102934 # number of writebacks
-system.cpu.l2cache.writebacks::total 102934 # number of writebacks
-system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 4 # number of ReadReq MSHR hits
+system.cpu.l2cache.writebacks::writebacks 103019 # number of writebacks
+system.cpu.l2cache.writebacks::total 103019 # number of writebacks
+system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 3 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 1 # number of ReadReq MSHR hits
-system.cpu.l2cache.ReadReq_mshr_hits::total 5 # number of ReadReq MSHR hits
-system.cpu.l2cache.demand_mshr_hits::cpu.inst 4 # number of demand (read+write) MSHR hits
+system.cpu.l2cache.ReadReq_mshr_hits::total 4 # number of ReadReq MSHR hits
+system.cpu.l2cache.demand_mshr_hits::cpu.inst 3 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.data 1 # number of demand (read+write) MSHR hits
-system.cpu.l2cache.demand_mshr_hits::total 5 # number of demand (read+write) MSHR hits
-system.cpu.l2cache.overall_mshr_hits::cpu.inst 4 # number of overall MSHR hits
+system.cpu.l2cache.demand_mshr_hits::total 4 # number of demand (read+write) MSHR hits
+system.cpu.l2cache.overall_mshr_hits::cpu.inst 3 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.data 1 # number of overall MSHR hits
-system.cpu.l2cache.overall_mshr_hits::total 5 # number of overall MSHR hits
-system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 72 # number of ReadReq MSHR misses
-system.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker 6 # number of ReadReq MSHR misses
-system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 16334 # number of ReadReq MSHR misses
-system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 35693 # number of ReadReq MSHR misses
-system.cpu.l2cache.ReadReq_mshr_misses::total 52105 # number of ReadReq MSHR misses
-system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 1456 # number of UpgradeReq MSHR misses
-system.cpu.l2cache.UpgradeReq_mshr_misses::total 1456 # number of UpgradeReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 133212 # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total 133212 # number of ReadExReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 72 # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.itb.walker 6 # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst 16334 # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data 168905 # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total 185317 # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 72 # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.itb.walker 6 # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst 16334 # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data 168905 # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total 185317 # number of overall MSHR misses
-system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 5474000 # number of ReadReq MSHR miss cycles
-system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 443250 # number of ReadReq MSHR miss cycles
-system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 1164107250 # number of ReadReq MSHR miss cycles
-system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 2626406248 # number of ReadReq MSHR miss cycles
-system.cpu.l2cache.ReadReq_mshr_miss_latency::total 3796430748 # number of ReadReq MSHR miss cycles
-system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 26736438 # number of UpgradeReq MSHR miss cycles
-system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 26736438 # number of UpgradeReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 8631944528 # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 8631944528 # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 5474000 # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 443250 # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 1164107250 # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 11258350776 # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total 12428375276 # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 5474000 # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 443250 # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 1164107250 # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 11258350776 # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total 12428375276 # number of overall MSHR miss cycles
-system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 88988870500 # number of ReadReq MSHR uncacheable cycles
-system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 88988870500 # number of ReadReq MSHR uncacheable cycles
-system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 2413772500 # number of WriteReq MSHR uncacheable cycles
-system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 2413772500 # number of WriteReq MSHR uncacheable cycles
-system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 91402643000 # number of overall MSHR uncacheable cycles
-system.cpu.l2cache.overall_mshr_uncacheable_latency::total 91402643000 # number of overall MSHR uncacheable cycles
-system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.001072 # mshr miss rate for ReadReq accesses
-system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.000499 # mshr miss rate for ReadReq accesses
-system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.016351 # mshr miss rate for ReadReq accesses
-system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.025995 # mshr miss rate for ReadReq accesses
-system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.021257 # mshr miss rate for ReadReq accesses
-system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.807543 # mshr miss rate for UpgradeReq accesses
-system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.807543 # mshr miss rate for UpgradeReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.462921 # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.462921 # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.001072 # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.000499 # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.016351 # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.101699 # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total 0.067659 # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.001072 # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.000499 # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.016351 # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.101699 # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total 0.067659 # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 76027.777778 # average ReadReq mshr miss latency
-system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 73875 # average ReadReq mshr miss latency
-system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 71268.963512 # average ReadReq mshr miss latency
-system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 73583.230549 # average ReadReq mshr miss latency
-system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 72861.160119 # average ReadReq mshr miss latency
-system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 18362.938187 # average UpgradeReq mshr miss latency
-system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18362.938187 # average UpgradeReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 64798.550641 # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 64798.550641 # average ReadExReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 76027.777778 # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 73875 # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 71268.963512 # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 66654.928960 # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 67065.489275 # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 76027.777778 # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 73875 # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 71268.963512 # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 66654.928960 # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 67065.489275 # average overall mshr miss latency
+system.cpu.l2cache.overall_mshr_hits::total 4 # number of overall MSHR hits
+system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 66 # number of ReadReq MSHR misses
+system.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker 5 # number of ReadReq MSHR misses
+system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 16388 # number of ReadReq MSHR misses
+system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 35622 # number of ReadReq MSHR misses
+system.cpu.l2cache.ReadReq_mshr_misses::total 52081 # number of ReadReq MSHR misses
+system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 1473 # number of UpgradeReq MSHR misses
+system.cpu.l2cache.UpgradeReq_mshr_misses::total 1473 # number of UpgradeReq MSHR misses
+system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 133459 # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadExReq_mshr_misses::total 133459 # number of ReadExReq MSHR misses
+system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 66 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.demand_mshr_misses::cpu.itb.walker 5 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.demand_mshr_misses::cpu.inst 16388 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.demand_mshr_misses::cpu.data 169081 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.demand_mshr_misses::total 185540 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 66 # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_misses::cpu.itb.walker 5 # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_misses::cpu.inst 16388 # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_misses::cpu.data 169081 # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_misses::total 185540 # number of overall MSHR misses
+system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 5361750 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 383000 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 1170197226 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 2615090750 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_latency::total 3791032726 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 27003455 # number of UpgradeReq MSHR miss cycles
+system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 27003455 # number of UpgradeReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 8650755527 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 8650755527 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 5361750 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 383000 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 1170197226 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 11265846277 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency::total 12441788253 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 5361750 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 383000 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 1170197226 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 11265846277 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency::total 12441788253 # number of overall MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 88987317500 # number of ReadReq MSHR uncacheable cycles
+system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 88987317500 # number of ReadReq MSHR uncacheable cycles
+system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 2410942500 # number of WriteReq MSHR uncacheable cycles
+system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 2410942500 # number of WriteReq MSHR uncacheable cycles
+system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 91398260000 # number of overall MSHR uncacheable cycles
+system.cpu.l2cache.overall_mshr_uncacheable_latency::total 91398260000 # number of overall MSHR uncacheable cycles
+system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.000979 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.000380 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.016371 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.025964 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.021227 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.818788 # mshr miss rate for UpgradeReq accesses
+system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.818788 # mshr miss rate for UpgradeReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.463713 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.463713 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.000979 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.000380 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.016371 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.101869 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.067681 # mshr miss rate for demand accesses
+system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.000979 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.000380 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.016371 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.101869 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.067681 # mshr miss rate for overall accesses
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 81238.636364 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 76600 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 71405.737491 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 73412.238224 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 72791.089380 # average ReadReq mshr miss latency
+system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 18332.284453 # average UpgradeReq mshr miss latency
+system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18332.284453 # average UpgradeReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 64819.574004 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 64819.574004 # average ReadExReq mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 81238.636364 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 76600 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 71405.737491 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 66629.877260 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 67057.175019 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 81238.636364 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 76600 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 71405.737491 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 66629.877260 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 67057.175019 # average overall mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency
system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.toL2Bus.trans_dist::ReadReq 3067519 # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadResp 3066979 # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WriteReq 13939 # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WriteResp 13939 # Transaction distribution
-system.cpu.toL2Bus.trans_dist::Writeback 1586308 # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WriteInvalidateReq 46766 # Transaction distribution
-system.cpu.toL2Bus.trans_dist::UpgradeReq 2284 # Transaction distribution
-system.cpu.toL2Bus.trans_dist::UpgradeResp 2284 # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq 287771 # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp 287771 # Transaction distribution
-system.cpu.toL2Bus.trans_dist::BadAddressError 7 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1998141 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 6126615 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 29736 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 162239 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total 8316731 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 63934592 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 208102552 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 957440 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 5627776 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total 278622360 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops 59218 # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples 4385945 # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean 3.010871 # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev 0.103697 # Request fanout histogram
+system.cpu.toL2Bus.trans_dist::ReadReq 3070183 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadResp 3069642 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::WriteReq 13919 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::WriteResp 13919 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::Writeback 1585305 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::WriteInvalidateReq 46754 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::UpgradeReq 2280 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::UpgradeResp 2280 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExReq 287814 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExResp 287814 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::BadAddressError 8 # Transaction distribution
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2002294 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 6123530 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 32263 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 162669 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 8320756 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 64067648 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 207974818 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_size_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 1052928 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_size_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 5614976 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_size::total 278710370 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.snoops 59545 # Total snoops (count)
+system.cpu.toL2Bus.snoop_fanout::samples 4387643 # Request fanout histogram
+system.cpu.toL2Bus.snoop_fanout::mean 3.010865 # Request fanout histogram
+system.cpu.toL2Bus.snoop_fanout::stdev 0.103666 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::3 4338264 98.91% 98.91% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::4 47681 1.09% 100.00% # Request fanout histogram
+system.cpu.toL2Bus.snoop_fanout::3 4339973 98.91% 98.91% # Request fanout histogram
+system.cpu.toL2Bus.snoop_fanout::4 47670 1.09% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value 3 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value 4 # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total 4385945 # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy 4071743474 # Layer occupancy (ticks)
+system.cpu.toL2Bus.snoop_fanout::total 4387643 # Request fanout histogram
+system.cpu.toL2Bus.reqLayer0.occupancy 4071571970 # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%)
-system.cpu.toL2Bus.snoopLayer0.occupancy 573000 # Layer occupancy (ticks)
+system.cpu.toL2Bus.snoopLayer0.occupancy 574500 # Layer occupancy (ticks)
system.cpu.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy 1503118459 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer0.occupancy 1506228195 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy 3140913916 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer1.occupancy 3139390437 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%)
-system.cpu.toL2Bus.respLayer2.occupancy 22173731 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer2.occupancy 23723987 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%)
-system.cpu.toL2Bus.respLayer3.occupancy 111517380 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer3.occupancy 112471118 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%)
-system.iobus.trans_dist::ReadReq 223909 # Transaction distribution
-system.iobus.trans_dist::ReadResp 223909 # Transaction distribution
-system.iobus.trans_dist::WriteReq 57755 # Transaction distribution
-system.iobus.trans_dist::WriteResp 11035 # Transaction distribution
+system.iobus.trans_dist::ReadReq 223900 # Transaction distribution
+system.iobus.trans_dist::ReadResp 223900 # Transaction distribution
+system.iobus.trans_dist::WriteReq 57738 # Transaction distribution
+system.iobus.trans_dist::WriteResp 11018 # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp 46720 # Transaction distribution
-system.iobus.trans_dist::MessageReq 1653 # Transaction distribution
-system.iobus.trans_dist::MessageResp 1653 # Transaction distribution
+system.iobus.trans_dist::MessageReq 1650 # Transaction distribution
+system.iobus.trans_dist::MessageResp 1650 # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.cmos.pio 44 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.dma1.pio 6 # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio 11180 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio 11134 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide-pciconf 180 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.keyboard.pio 1364 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pic1.pio 78 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pic2.pio 54 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pit.pio 30 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.speaker.pio 423734 # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.io_apic.pio 1218 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.io_apic.pio 1210 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.i_dont_exist1.pio 170 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.behind_pci.pio 2 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio 27824 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.fake_com_4.pio 12 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.fake_floppy.pio 10 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.pciconfig.pio 2128 # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.bridge.master::total 468058 # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side 95270 # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total 95270 # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave 3306 # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total 3306 # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count::total 566634 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::total 468004 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side 95272 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total 95272 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave 3300 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total 3300 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count::total 566576 # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.cmos.pio 22 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.dma1.pio 3 # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio 6738 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio 6712 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide-pciconf 221 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.keyboard.pio 682 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.pic1.pio 39 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.pic2.pio 27 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.pit.pio 15 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.speaker.pio 211867 # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.io_apic.pio 2436 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.io_apic.pio 2420 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.i_dont_exist1.pio 85 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.behind_pci.pio 1 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio 13912 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.fake_com_4.pio 6 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.fake_floppy.pio 5 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.pciconfig.pio 4256 # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::total 240327 # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side 3027864 # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.pc.south_bridge.ide.dma::total 3027864 # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave 6612 # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total 6612 # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size::total 3274803 # Cumulative packet size per connected master and slave (bytes)
-system.iobus.reqLayer0.occupancy 3940376 # Layer occupancy (ticks)
+system.iobus.pkt_size_system.bridge.master::total 240285 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side 3027872 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.pc.south_bridge.ide.dma::total 3027872 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave 6600 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total 6600 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size::total 3274757 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.reqLayer0.occupancy 3933000 # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer1.occupancy 34000 # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer2.occupancy 6000 # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%)
-system.iobus.reqLayer3.occupancy 8889000 # Layer occupancy (ticks)
+system.iobus.reqLayer3.occupancy 8851000 # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer4.occupancy 122000 # Layer occupancy (ticks)
system.iobus.reqLayer4.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer8.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer9.occupancy 211868000 # Layer occupancy (ticks)
system.iobus.reqLayer9.utilization 0.0 # Layer utilization (%)
-system.iobus.reqLayer10.occupancy 1020000 # Layer occupancy (ticks)
+system.iobus.reqLayer10.occupancy 1014000 # Layer occupancy (ticks)
system.iobus.reqLayer10.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer11.occupancy 170000 # Layer occupancy (ticks)
system.iobus.reqLayer11.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer17.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer18.occupancy 10000 # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization 0.0 # Layer utilization (%)
-system.iobus.reqLayer19.occupancy 257361146 # Layer occupancy (ticks)
+system.iobus.reqLayer19.occupancy 257352407 # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer20.occupancy 1064000 # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization 0.0 # Layer utilization (%)
-system.iobus.respLayer0.occupancy 457023000 # Layer occupancy (ticks)
+system.iobus.respLayer0.occupancy 456986000 # Layer occupancy (ticks)
system.iobus.respLayer0.utilization 0.0 # Layer utilization (%)
-system.iobus.respLayer1.occupancy 50384761 # Layer occupancy (ticks)
+system.iobus.respLayer1.occupancy 50389253 # Layer occupancy (ticks)
system.iobus.respLayer1.utilization 0.0 # Layer utilization (%)
-system.iobus.respLayer2.occupancy 1653000 # Layer occupancy (ticks)
+system.iobus.respLayer2.occupancy 1650000 # Layer occupancy (ticks)
system.iobus.respLayer2.utilization 0.0 # Layer utilization (%)
-system.iocache.tags.replacements 47580 # number of replacements
-system.iocache.tags.tagsinuse 0.202391 # Cycle average of tags in use
+system.iocache.tags.replacements 47582 # number of replacements
+system.iocache.tags.tagsinuse 0.177916 # Cycle average of tags in use
system.iocache.tags.total_refs 0 # Total number of references to valid blocks.
-system.iocache.tags.sampled_refs 47596 # Sample count of references to valid blocks.
+system.iocache.tags.sampled_refs 47598 # Sample count of references to valid blocks.
system.iocache.tags.avg_refs 0 # Average number of references to valid blocks.
-system.iocache.tags.warmup_cycle 4993301800000 # Cycle when the warmup percentage was hit.
-system.iocache.tags.occ_blocks::pc.south_bridge.ide 0.202391 # Average occupied blocks per requestor
-system.iocache.tags.occ_percent::pc.south_bridge.ide 0.012649 # Average percentage of cache occupancy
-system.iocache.tags.occ_percent::total 0.012649 # Average percentage of cache occupancy
+system.iocache.tags.warmup_cycle 4993302485000 # Cycle when the warmup percentage was hit.
+system.iocache.tags.occ_blocks::pc.south_bridge.ide 0.177916 # Average occupied blocks per requestor
+system.iocache.tags.occ_percent::pc.south_bridge.ide 0.011120 # Average percentage of cache occupancy
+system.iocache.tags.occ_percent::total 0.011120 # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2 16 # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id
-system.iocache.tags.tag_accesses 428715 # Number of tag accesses
-system.iocache.tags.data_accesses 428715 # Number of data accesses
-system.iocache.ReadReq_misses::pc.south_bridge.ide 915 # number of ReadReq misses
-system.iocache.ReadReq_misses::total 915 # number of ReadReq misses
+system.iocache.tags.tag_accesses 428724 # Number of tag accesses
+system.iocache.tags.data_accesses 428724 # Number of data accesses
+system.iocache.ReadReq_misses::pc.south_bridge.ide 916 # number of ReadReq misses
+system.iocache.ReadReq_misses::total 916 # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::pc.south_bridge.ide 46720 # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total 46720 # number of WriteInvalidateReq misses
-system.iocache.demand_misses::pc.south_bridge.ide 915 # number of demand (read+write) misses
-system.iocache.demand_misses::total 915 # number of demand (read+write) misses
-system.iocache.overall_misses::pc.south_bridge.ide 915 # number of overall misses
-system.iocache.overall_misses::total 915 # number of overall misses
-system.iocache.ReadReq_miss_latency::pc.south_bridge.ide 146193424 # number of ReadReq miss cycles
-system.iocache.ReadReq_miss_latency::total 146193424 # number of ReadReq miss cycles
-system.iocache.WriteInvalidateReq_miss_latency::pc.south_bridge.ide 8577113961 # number of WriteInvalidateReq miss cycles
-system.iocache.WriteInvalidateReq_miss_latency::total 8577113961 # number of WriteInvalidateReq miss cycles
-system.iocache.demand_miss_latency::pc.south_bridge.ide 146193424 # number of demand (read+write) miss cycles
-system.iocache.demand_miss_latency::total 146193424 # number of demand (read+write) miss cycles
-system.iocache.overall_miss_latency::pc.south_bridge.ide 146193424 # number of overall miss cycles
-system.iocache.overall_miss_latency::total 146193424 # number of overall miss cycles
-system.iocache.ReadReq_accesses::pc.south_bridge.ide 915 # number of ReadReq accesses(hits+misses)
-system.iocache.ReadReq_accesses::total 915 # number of ReadReq accesses(hits+misses)
+system.iocache.demand_misses::pc.south_bridge.ide 916 # number of demand (read+write) misses
+system.iocache.demand_misses::total 916 # number of demand (read+write) misses
+system.iocache.overall_misses::pc.south_bridge.ide 916 # number of overall misses
+system.iocache.overall_misses::total 916 # number of overall misses
+system.iocache.ReadReq_miss_latency::pc.south_bridge.ide 144791938 # number of ReadReq miss cycles
+system.iocache.ReadReq_miss_latency::total 144791938 # number of ReadReq miss cycles
+system.iocache.WriteInvalidateReq_miss_latency::pc.south_bridge.ide 8565273216 # number of WriteInvalidateReq miss cycles
+system.iocache.WriteInvalidateReq_miss_latency::total 8565273216 # number of WriteInvalidateReq miss cycles
+system.iocache.demand_miss_latency::pc.south_bridge.ide 144791938 # number of demand (read+write) miss cycles
+system.iocache.demand_miss_latency::total 144791938 # number of demand (read+write) miss cycles
+system.iocache.overall_miss_latency::pc.south_bridge.ide 144791938 # number of overall miss cycles
+system.iocache.overall_miss_latency::total 144791938 # number of overall miss cycles
+system.iocache.ReadReq_accesses::pc.south_bridge.ide 916 # number of ReadReq accesses(hits+misses)
+system.iocache.ReadReq_accesses::total 916 # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::pc.south_bridge.ide 46720 # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total 46720 # number of WriteInvalidateReq accesses(hits+misses)
-system.iocache.demand_accesses::pc.south_bridge.ide 915 # number of demand (read+write) accesses
-system.iocache.demand_accesses::total 915 # number of demand (read+write) accesses
-system.iocache.overall_accesses::pc.south_bridge.ide 915 # number of overall (read+write) accesses
-system.iocache.overall_accesses::total 915 # number of overall (read+write) accesses
+system.iocache.demand_accesses::pc.south_bridge.ide 916 # number of demand (read+write) accesses
+system.iocache.demand_accesses::total 916 # number of demand (read+write) accesses
+system.iocache.overall_accesses::pc.south_bridge.ide 916 # number of overall (read+write) accesses
+system.iocache.overall_accesses::total 916 # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::pc.south_bridge.ide 1 # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::pc.south_bridge.ide 1 # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses
system.iocache.overall_miss_rate::pc.south_bridge.ide 1 # miss rate for overall accesses
system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses
-system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 159774.233880 # average ReadReq miss latency
-system.iocache.ReadReq_avg_miss_latency::total 159774.233880 # average ReadReq miss latency
-system.iocache.WriteInvalidateReq_avg_miss_latency::pc.south_bridge.ide 183585.487179 # average WriteInvalidateReq miss latency
-system.iocache.WriteInvalidateReq_avg_miss_latency::total 183585.487179 # average WriteInvalidateReq miss latency
-system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 159774.233880 # average overall miss latency
-system.iocache.demand_avg_miss_latency::total 159774.233880 # average overall miss latency
-system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 159774.233880 # average overall miss latency
-system.iocache.overall_avg_miss_latency::total 159774.233880 # average overall miss latency
-system.iocache.blocked_cycles::no_mshrs 29604 # number of cycles access was blocked
+system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 158069.801310 # average ReadReq miss latency
+system.iocache.ReadReq_avg_miss_latency::total 158069.801310 # average ReadReq miss latency
+system.iocache.WriteInvalidateReq_avg_miss_latency::pc.south_bridge.ide 183332.046575 # average WriteInvalidateReq miss latency
+system.iocache.WriteInvalidateReq_avg_miss_latency::total 183332.046575 # average WriteInvalidateReq miss latency
+system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 158069.801310 # average overall miss latency
+system.iocache.demand_avg_miss_latency::total 158069.801310 # average overall miss latency
+system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 158069.801310 # average overall miss latency
+system.iocache.overall_avg_miss_latency::total 158069.801310 # average overall miss latency
+system.iocache.blocked_cycles::no_mshrs 29224 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
-system.iocache.blocked::no_mshrs 4403 # number of cycles access was blocked
+system.iocache.blocked::no_mshrs 4409 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
-system.iocache.avg_blocked_cycles::no_mshrs 6.723598 # average number of cycles each access was blocked
+system.iocache.avg_blocked_cycles::no_mshrs 6.628260 # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.iocache.fast_writes 0 # number of fast writes performed
system.iocache.cache_copies 0 # number of cache copies performed
-system.iocache.writebacks::writebacks 46667 # number of writebacks
-system.iocache.writebacks::total 46667 # number of writebacks
-system.iocache.ReadReq_mshr_misses::pc.south_bridge.ide 915 # number of ReadReq MSHR misses
-system.iocache.ReadReq_mshr_misses::total 915 # number of ReadReq MSHR misses
+system.iocache.writebacks::writebacks 46668 # number of writebacks
+system.iocache.writebacks::total 46668 # number of writebacks
+system.iocache.ReadReq_mshr_misses::pc.south_bridge.ide 916 # number of ReadReq MSHR misses
+system.iocache.ReadReq_mshr_misses::total 916 # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::pc.south_bridge.ide 46720 # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total 46720 # number of WriteInvalidateReq MSHR misses
-system.iocache.demand_mshr_misses::pc.south_bridge.ide 915 # number of demand (read+write) MSHR misses
-system.iocache.demand_mshr_misses::total 915 # number of demand (read+write) MSHR misses
-system.iocache.overall_mshr_misses::pc.south_bridge.ide 915 # number of overall MSHR misses
-system.iocache.overall_mshr_misses::total 915 # number of overall MSHR misses
-system.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide 98194936 # number of ReadReq MSHR miss cycles
-system.iocache.ReadReq_mshr_miss_latency::total 98194936 # number of ReadReq MSHR miss cycles
-system.iocache.WriteInvalidateReq_mshr_miss_latency::pc.south_bridge.ide 6147663971 # number of WriteInvalidateReq MSHR miss cycles
-system.iocache.WriteInvalidateReq_mshr_miss_latency::total 6147663971 # number of WriteInvalidateReq MSHR miss cycles
-system.iocache.demand_mshr_miss_latency::pc.south_bridge.ide 98194936 # number of demand (read+write) MSHR miss cycles
-system.iocache.demand_mshr_miss_latency::total 98194936 # number of demand (read+write) MSHR miss cycles
-system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide 98194936 # number of overall MSHR miss cycles
-system.iocache.overall_mshr_miss_latency::total 98194936 # number of overall MSHR miss cycles
+system.iocache.demand_mshr_misses::pc.south_bridge.ide 916 # number of demand (read+write) MSHR misses
+system.iocache.demand_mshr_misses::total 916 # number of demand (read+write) MSHR misses
+system.iocache.overall_mshr_misses::pc.south_bridge.ide 916 # number of overall MSHR misses
+system.iocache.overall_mshr_misses::total 916 # number of overall MSHR misses
+system.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide 96734432 # number of ReadReq MSHR miss cycles
+system.iocache.ReadReq_mshr_miss_latency::total 96734432 # number of ReadReq MSHR miss cycles
+system.iocache.WriteInvalidateReq_mshr_miss_latency::pc.south_bridge.ide 6135821228 # number of WriteInvalidateReq MSHR miss cycles
+system.iocache.WriteInvalidateReq_mshr_miss_latency::total 6135821228 # number of WriteInvalidateReq MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::pc.south_bridge.ide 96734432 # number of demand (read+write) MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::total 96734432 # number of demand (read+write) MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide 96734432 # number of overall MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::total 96734432 # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide 1 # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::pc.south_bridge.ide 1 # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::pc.south_bridge.ide 1 # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses
-system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 107316.869945 # average ReadReq mshr miss latency
-system.iocache.ReadReq_avg_mshr_miss_latency::total 107316.869945 # average ReadReq mshr miss latency
-system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::pc.south_bridge.ide 131585.273352 # average WriteInvalidateReq mshr miss latency
-system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 131585.273352 # average WriteInvalidateReq mshr miss latency
-system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 107316.869945 # average overall mshr miss latency
-system.iocache.demand_avg_mshr_miss_latency::total 107316.869945 # average overall mshr miss latency
-system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 107316.869945 # average overall mshr miss latency
-system.iocache.overall_avg_mshr_miss_latency::total 107316.869945 # average overall mshr miss latency
+system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 105605.275109 # average ReadReq mshr miss latency
+system.iocache.ReadReq_avg_mshr_miss_latency::total 105605.275109 # average ReadReq mshr miss latency
+system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::pc.south_bridge.ide 131331.789983 # average WriteInvalidateReq mshr miss latency
+system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 131331.789983 # average WriteInvalidateReq mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 105605.275109 # average overall mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::total 105605.275109 # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 105605.275109 # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::total 105605.275109 # average overall mshr miss latency
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.membus.trans_dist::ReadReq 657723 # Transaction distribution
-system.membus.trans_dist::ReadResp 657716 # Transaction distribution
-system.membus.trans_dist::WriteReq 13939 # Transaction distribution
-system.membus.trans_dist::WriteResp 13939 # Transaction distribution
-system.membus.trans_dist::Writeback 149601 # Transaction distribution
+system.membus.trans_dist::ReadReq 657690 # Transaction distribution
+system.membus.trans_dist::ReadResp 657682 # Transaction distribution
+system.membus.trans_dist::WriteReq 13919 # Transaction distribution
+system.membus.trans_dist::WriteResp 13919 # Transaction distribution
+system.membus.trans_dist::Writeback 149687 # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq 46720 # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp 46720 # Transaction distribution
-system.membus.trans_dist::UpgradeReq 2217 # Transaction distribution
-system.membus.trans_dist::UpgradeResp 1736 # Transaction distribution
-system.membus.trans_dist::ReadExReq 132934 # Transaction distribution
-system.membus.trans_dist::ReadExResp 132932 # Transaction distribution
-system.membus.trans_dist::MessageReq 1653 # Transaction distribution
-system.membus.trans_dist::MessageResp 1653 # Transaction distribution
-system.membus.trans_dist::BadAddressError 7 # Transaction distribution
-system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave 3306 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.apicbridge.master::total 3306 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 468058 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.cpu.interrupts.pio 769226 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 476258 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.membus.badaddr_responder.pio 14 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.l2cache.mem_side::total 1713556 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 141465 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.iocache.mem_side::total 141465 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total 1858327 # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave 6612 # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.apicbridge.master::total 6612 # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 240327 # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.cpu.interrupts.pio 1538449 # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 18386624 # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::total 20165400 # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 6005120 # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.iocache.mem_side::total 6005120 # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total 26177132 # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops 1646 # Total snoops (count)
-system.membus.snoop_fanout::samples 384552 # Request fanout histogram
+system.membus.trans_dist::UpgradeReq 2233 # Transaction distribution
+system.membus.trans_dist::UpgradeResp 1752 # Transaction distribution
+system.membus.trans_dist::ReadExReq 133182 # Transaction distribution
+system.membus.trans_dist::ReadExResp 133180 # Transaction distribution
+system.membus.trans_dist::MessageReq 1650 # Transaction distribution
+system.membus.trans_dist::MessageResp 1650 # Transaction distribution
+system.membus.trans_dist::BadAddressError 8 # Transaction distribution
+system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave 3300 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.apicbridge.master::total 3300 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 468004 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.cpu.interrupts.pio 769220 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 476828 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.membus.badaddr_responder.pio 16 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::total 1714068 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 141467 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::total 141467 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 1858835 # Packet count per connected master and slave (bytes)
+system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave 6600 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.apicbridge.master::total 6600 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 240285 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.cpu.l2cache.mem_side::system.cpu.interrupts.pio 1538437 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 18406720 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.cpu.l2cache.mem_side::total 20185442 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 6005184 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.iocache.mem_side::total 6005184 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size::total 26197226 # Cumulative packet size per connected master and slave (bytes)
+system.membus.snoops 1640 # Total snoops (count)
+system.membus.snoop_fanout::samples 384867 # Request fanout histogram
system.membus.snoop_fanout::mean 1 # Request fanout histogram
system.membus.snoop_fanout::stdev 0 # Request fanout histogram
system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
-system.membus.snoop_fanout::1 384552 100.00% 100.00% # Request fanout histogram
+system.membus.snoop_fanout::1 384867 100.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value 1 # Request fanout histogram
system.membus.snoop_fanout::max_value 1 # Request fanout histogram
-system.membus.snoop_fanout::total 384552 # Request fanout histogram
-system.membus.reqLayer0.occupancy 357825500 # Layer occupancy (ticks)
+system.membus.snoop_fanout::total 384867 # Request fanout histogram
+system.membus.reqLayer0.occupancy 357799000 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 0.0 # Layer utilization (%)
-system.membus.reqLayer1.occupancy 388164500 # Layer occupancy (ticks)
+system.membus.reqLayer1.occupancy 388520500 # Layer occupancy (ticks)
system.membus.reqLayer1.utilization 0.0 # Layer utilization (%)
-system.membus.reqLayer2.occupancy 3306000 # Layer occupancy (ticks)
+system.membus.reqLayer2.occupancy 3300000 # Layer occupancy (ticks)
system.membus.reqLayer2.utilization 0.0 # Layer utilization (%)
-system.membus.reqLayer3.occupancy 1202618637 # Layer occupancy (ticks)
+system.membus.reqLayer3.occupancy 1203232654 # Layer occupancy (ticks)
system.membus.reqLayer3.utilization 0.0 # Layer utilization (%)
-system.membus.reqLayer4.occupancy 8500 # Layer occupancy (ticks)
+system.membus.reqLayer4.occupancy 10500 # Layer occupancy (ticks)
system.membus.reqLayer4.utilization 0.0 # Layer utilization (%)
-system.membus.respLayer0.occupancy 1653000 # Layer occupancy (ticks)
+system.membus.respLayer0.occupancy 1650000 # Layer occupancy (ticks)
system.membus.respLayer0.utilization 0.0 # Layer utilization (%)
-system.membus.respLayer2.occupancy 2206854286 # Layer occupancy (ticks)
+system.membus.respLayer2.occupancy 2208381292 # Layer occupancy (ticks)
system.membus.respLayer2.utilization 0.0 # Layer utilization (%)
-system.membus.respLayer4.occupancy 51509239 # Layer occupancy (ticks)
+system.membus.respLayer4.occupancy 51518747 # Layer occupancy (ticks)
system.membus.respLayer4.utilization 0.0 # Layer utilization (%)
system.pc.south_bridge.ide.disks0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_bytes 34816 # Number of bytes transfered via DMA reads (not PRD).
---------- Begin Simulation Statistics ----------
-sim_seconds 0.455304 # Number of seconds simulated
-sim_ticks 455304035500 # Number of ticks simulated
-final_tick 455304035500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+sim_seconds 0.455715 # Number of seconds simulated
+sim_ticks 455715234500 # Number of ticks simulated
+final_tick 455715234500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 97470 # Simulator instruction rate (inst/s)
-host_op_rate 180233 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 53670129 # Simulator tick rate (ticks/s)
-host_mem_usage 427808 # Number of bytes of host memory used
-host_seconds 8483.38 # Real time elapsed on the host
+host_inst_rate 71545 # Simulator instruction rate (inst/s)
+host_op_rate 132294 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 39430208 # Simulator tick rate (ticks/s)
+host_mem_usage 421584 # Number of bytes of host memory used
+host_seconds 11557.52 # Real time elapsed on the host
sim_insts 826877109 # Number of instructions simulated
sim_ops 1528988701 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
-system.physmem.bytes_read::cpu.inst 225344 # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data 24524608 # Number of bytes read from this memory
-system.physmem.bytes_read::total 24749952 # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst 225344 # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total 225344 # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks 18812544 # Number of bytes written to this memory
-system.physmem.bytes_written::total 18812544 # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst 3521 # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data 383197 # Number of read requests responded to by this memory
-system.physmem.num_reads::total 386718 # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks 293946 # Number of write requests responded to by this memory
-system.physmem.num_writes::total 293946 # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst 494931 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data 53864245 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total 54359176 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst 494931 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total 494931 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks 41318641 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total 41318641 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks 41318641 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst 494931 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data 53864245 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total 95677817 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs 386718 # Number of read requests accepted
-system.physmem.writeReqs 293946 # Number of write requests accepted
-system.physmem.readBursts 386718 # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts 293946 # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM 24728064 # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ 21888 # Total number of bytes read from write queue
-system.physmem.bytesWritten 18810880 # Total number of bytes written to DRAM
-system.physmem.bytesReadSys 24749952 # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys 18812544 # Total written bytes from the system interface side
-system.physmem.servicedByWrQ 342 # Number of DRAM read bursts serviced by the write queue
+system.physmem.bytes_read::cpu.inst 225856 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 24534720 # Number of bytes read from this memory
+system.physmem.bytes_read::total 24760576 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 225856 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 225856 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 18815424 # Number of bytes written to this memory
+system.physmem.bytes_written::total 18815424 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 3529 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 383355 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 386884 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 293991 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 293991 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 495608 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 53837831 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 54333439 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 495608 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 495608 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 41287678 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 41287678 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 41287678 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 495608 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 53837831 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 95621118 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.readReqs 386885 # Number of read requests accepted
+system.physmem.writeReqs 293991 # Number of write requests accepted
+system.physmem.readBursts 386885 # Number of DRAM read bursts, including those serviced by the write queue
+system.physmem.writeBursts 293991 # Number of DRAM write bursts, including those merged in the write queue
+system.physmem.bytesReadDRAM 24739328 # Total number of bytes read from DRAM
+system.physmem.bytesReadWrQ 21248 # Total number of bytes read from write queue
+system.physmem.bytesWritten 18814144 # Total number of bytes written to DRAM
+system.physmem.bytesReadSys 24760640 # Total read bytes from the system interface side
+system.physmem.bytesWrittenSys 18815424 # Total written bytes from the system interface side
+system.physmem.servicedByWrQ 332 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs 191861 # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0 24073 # Per bank write bursts
-system.physmem.perBankRdBursts::1 26434 # Per bank write bursts
-system.physmem.perBankRdBursts::2 24630 # Per bank write bursts
-system.physmem.perBankRdBursts::3 24561 # Per bank write bursts
-system.physmem.perBankRdBursts::4 23290 # Per bank write bursts
-system.physmem.perBankRdBursts::5 23730 # Per bank write bursts
-system.physmem.perBankRdBursts::6 24498 # Per bank write bursts
-system.physmem.perBankRdBursts::7 24639 # Per bank write bursts
-system.physmem.perBankRdBursts::8 23691 # Per bank write bursts
-system.physmem.perBankRdBursts::9 23546 # Per bank write bursts
-system.physmem.perBankRdBursts::10 24793 # Per bank write bursts
-system.physmem.perBankRdBursts::11 24069 # Per bank write bursts
-system.physmem.perBankRdBursts::12 23353 # Per bank write bursts
-system.physmem.perBankRdBursts::13 23015 # Per bank write bursts
-system.physmem.perBankRdBursts::14 24077 # Per bank write bursts
-system.physmem.perBankRdBursts::15 23977 # Per bank write bursts
-system.physmem.perBankWrBursts::0 18554 # Per bank write bursts
-system.physmem.perBankWrBursts::1 19855 # Per bank write bursts
-system.physmem.perBankWrBursts::2 18927 # Per bank write bursts
-system.physmem.perBankWrBursts::3 18928 # Per bank write bursts
-system.physmem.perBankWrBursts::4 18036 # Per bank write bursts
-system.physmem.perBankWrBursts::5 18437 # Per bank write bursts
-system.physmem.perBankWrBursts::6 18989 # Per bank write bursts
-system.physmem.perBankWrBursts::7 19175 # Per bank write bursts
-system.physmem.perBankWrBursts::8 18571 # Per bank write bursts
-system.physmem.perBankWrBursts::9 17897 # Per bank write bursts
-system.physmem.perBankWrBursts::10 18838 # Per bank write bursts
-system.physmem.perBankWrBursts::11 17731 # Per bank write bursts
-system.physmem.perBankWrBursts::12 17375 # Per bank write bursts
-system.physmem.perBankWrBursts::13 16985 # Per bank write bursts
-system.physmem.perBankWrBursts::14 17811 # Per bank write bursts
-system.physmem.perBankWrBursts::15 17811 # Per bank write bursts
+system.physmem.neitherReadNorWriteReqs 191853 # Number of requests that are neither read nor write
+system.physmem.perBankRdBursts::0 24085 # Per bank write bursts
+system.physmem.perBankRdBursts::1 26442 # Per bank write bursts
+system.physmem.perBankRdBursts::2 24611 # Per bank write bursts
+system.physmem.perBankRdBursts::3 24606 # Per bank write bursts
+system.physmem.perBankRdBursts::4 23306 # Per bank write bursts
+system.physmem.perBankRdBursts::5 23756 # Per bank write bursts
+system.physmem.perBankRdBursts::6 24486 # Per bank write bursts
+system.physmem.perBankRdBursts::7 24652 # Per bank write bursts
+system.physmem.perBankRdBursts::8 23681 # Per bank write bursts
+system.physmem.perBankRdBursts::9 23594 # Per bank write bursts
+system.physmem.perBankRdBursts::10 24798 # Per bank write bursts
+system.physmem.perBankRdBursts::11 24077 # Per bank write bursts
+system.physmem.perBankRdBursts::12 23369 # Per bank write bursts
+system.physmem.perBankRdBursts::13 23004 # Per bank write bursts
+system.physmem.perBankRdBursts::14 24109 # Per bank write bursts
+system.physmem.perBankRdBursts::15 23976 # Per bank write bursts
+system.physmem.perBankWrBursts::0 18564 # Per bank write bursts
+system.physmem.perBankWrBursts::1 19853 # Per bank write bursts
+system.physmem.perBankWrBursts::2 18919 # Per bank write bursts
+system.physmem.perBankWrBursts::3 18930 # Per bank write bursts
+system.physmem.perBankWrBursts::4 18043 # Per bank write bursts
+system.physmem.perBankWrBursts::5 18450 # Per bank write bursts
+system.physmem.perBankWrBursts::6 18985 # Per bank write bursts
+system.physmem.perBankWrBursts::7 19190 # Per bank write bursts
+system.physmem.perBankWrBursts::8 18567 # Per bank write bursts
+system.physmem.perBankWrBursts::9 17917 # Per bank write bursts
+system.physmem.perBankWrBursts::10 18839 # Per bank write bursts
+system.physmem.perBankWrBursts::11 17726 # Per bank write bursts
+system.physmem.perBankWrBursts::12 17379 # Per bank write bursts
+system.physmem.perBankWrBursts::13 16983 # Per bank write bursts
+system.physmem.perBankWrBursts::14 17822 # Per bank write bursts
+system.physmem.perBankWrBursts::15 17804 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
-system.physmem.totGap 455304010000 # Total gap between requests
+system.physmem.totGap 455715219000 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 0 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
-system.physmem.readPktSize::6 386718 # Read request sizes (log2)
+system.physmem.readPktSize::6 386885 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 0 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
-system.physmem.writePktSize::6 293946 # Write request sizes (log2)
-system.physmem.rdQLenPdf::0 381427 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1 4550 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2 351 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3 37 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4 10 # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5 1 # What read queue length does an incoming req see
+system.physmem.writePktSize::6 293991 # Write request sizes (log2)
+system.physmem.rdQLenPdf::0 381599 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::1 4552 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::2 347 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::3 43 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::4 9 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::5 3 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15 6166 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16 6575 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17 16890 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18 17473 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19 17565 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20 17579 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21 17584 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22 17592 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23 17612 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24 17616 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25 17654 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26 17597 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27 17680 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28 17600 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29 17664 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30 17861 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31 17545 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32 17481 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33 59 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34 36 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35 26 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36 19 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37 18 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38 15 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39 10 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40 7 # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41 5 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::15 6246 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::16 6677 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::17 16930 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::18 17476 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::19 17572 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::20 17558 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::21 17557 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::22 17577 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::23 17595 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::24 17611 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::25 17644 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::26 17593 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::27 17697 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::28 17591 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::29 17646 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::30 17825 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::31 17535 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::32 17475 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::33 52 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::34 31 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::35 24 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::36 17 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::37 14 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::38 14 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::39 9 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::40 5 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::41 3 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42 2 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples 147768 # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean 294.634833 # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean 174.118109 # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev 321.876505 # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127 54825 37.10% 37.10% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255 40414 27.35% 64.45% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383 13687 9.26% 73.71% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511 7337 4.97% 78.68% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639 5611 3.80% 82.48% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767 4054 2.74% 85.22% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895 2966 2.01% 87.23% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023 2800 1.89% 89.12% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151 16074 10.88% 100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total 147768 # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples 17438 # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean 22.156612 # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev 209.316874 # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-1023 17424 99.92% 99.92% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::1024-2047 9 0.05% 99.97% # Reads before turning the bus around for writes
+system.physmem.bytesPerActivate::samples 147989 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::mean 294.299928 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::gmean 173.923079 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::stdev 321.799681 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::0-127 54958 37.14% 37.14% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::128-255 40521 27.38% 64.52% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::256-383 13835 9.35% 73.87% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::384-511 7266 4.91% 78.78% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::512-639 5442 3.68% 82.45% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::640-767 4031 2.72% 85.18% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::768-895 3118 2.11% 87.28% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::896-1023 2726 1.84% 89.13% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::1024-1151 16092 10.87% 100.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::total 147989 # Bytes accessed per row activation
+system.physmem.rdPerTurnAround::samples 17431 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::mean 22.176123 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::stdev 209.527519 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::0-1023 17419 99.93% 99.93% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::1024-2047 7 0.04% 99.97% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::2048-3071 3 0.02% 99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::3072-4095 1 0.01% 99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::26624-27647 1 0.01% 100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total 17438 # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples 17438 # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean 16.855144 # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean 16.781564 # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::stdev 2.520616 # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::16-19 17233 98.82% 98.82% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::20-23 149 0.85% 99.68% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::24-27 26 0.15% 99.83% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::28-31 10 0.06% 99.89% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::32-35 2 0.01% 99.90% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::36-39 2 0.01% 99.91% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::40-43 1 0.01% 99.91% # Writes before turning the bus around for reads
+system.physmem.rdPerTurnAround::total 17431 # Reads before turning the bus around for writes
+system.physmem.wrPerTurnAround::samples 17430 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::mean 16.865060 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::gmean 16.791911 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::stdev 2.512995 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::16-19 17223 98.81% 98.81% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::20-23 149 0.85% 99.67% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::24-27 30 0.17% 99.84% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::28-31 9 0.05% 99.89% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::32-35 3 0.02% 99.91% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::36-39 1 0.01% 99.91% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::44-47 3 0.02% 99.93% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::52-55 1 0.01% 99.94% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::60-63 1 0.01% 99.94% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::104-107 2 0.01% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::132-135 1 0.01% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::180-183 1 0.01% 100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total 17438 # Writes before turning the bus around for reads
-system.physmem.totQLat 4282128000 # Total ticks spent queuing
-system.physmem.totMemAccLat 11526678000 # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat 1931880000 # Total ticks spent in databus transfers
-system.physmem.avgQLat 11082.80 # Average queueing delay per DRAM burst
-system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat 29832.80 # Average memory access latency per DRAM burst
-system.physmem.avgRdBW 54.31 # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW 41.31 # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys 54.36 # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys 41.32 # Average system write bandwidth in MiByte/s
+system.physmem.wrPerTurnAround::total 17430 # Writes before turning the bus around for reads
+system.physmem.totQLat 4293065000 # Total ticks spent queuing
+system.physmem.totMemAccLat 11540915000 # Total ticks spent from burst creation until serviced by the DRAM
+system.physmem.totBusLat 1932760000 # Total ticks spent in databus transfers
+system.physmem.avgQLat 11106.02 # Average queueing delay per DRAM burst
+system.physmem.avgBusLat 4999.99 # Average bus latency per DRAM burst
+system.physmem.avgMemAccLat 29855.97 # Average memory access latency per DRAM burst
+system.physmem.avgRdBW 54.29 # Average DRAM read bandwidth in MiByte/s
+system.physmem.avgWrBW 41.28 # Average achieved write bandwidth in MiByte/s
+system.physmem.avgRdBWSys 54.33 # Average system read bandwidth in MiByte/s
+system.physmem.avgWrBWSys 41.29 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 0.75 # Data bus utilization in percentage
system.physmem.busUtilRead 0.42 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.32 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 1.03 # Average read queue length when enqueuing
-system.physmem.avgWrQLen 21.49 # Average write queue length when enqueuing
-system.physmem.readRowHits 317407 # Number of row buffer hits during reads
-system.physmem.writeRowHits 215108 # Number of row buffer hits during writes
-system.physmem.readRowHitRate 82.15 # Row buffer hit rate for reads
-system.physmem.writeRowHitRate 73.18 # Row buffer hit rate for writes
-system.physmem.avgGap 668911.55 # Average gap between requests
-system.physmem.pageHitRate 78.27 # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy 571588920 # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy 311878875 # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy 1527575400 # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy 977734800 # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy 29738046000 # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy 65814252570 # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy 215448936750 # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy 314390013315 # Total energy per rank (pJ)
-system.physmem_0.averagePower 690.509916 # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE 357849000500 # Time in different power states
-system.physmem_0.memoryStateTime::REF 15203500000 # Time in different power states
+system.physmem.avgWrQLen 21.65 # Average write queue length when enqueuing
+system.physmem.readRowHits 317463 # Number of row buffer hits during reads
+system.physmem.writeRowHits 215067 # Number of row buffer hits during writes
+system.physmem.readRowHitRate 82.13 # Row buffer hit rate for reads
+system.physmem.writeRowHitRate 73.15 # Row buffer hit rate for writes
+system.physmem.avgGap 669307.21 # Average gap between requests
+system.physmem.pageHitRate 78.25 # Row buffer hit rate, read and write combined
+system.physmem_0.actEnergy 572420520 # Energy for activate commands per rank (pJ)
+system.physmem_0.preEnergy 312332625 # Energy for precharge commands per rank (pJ)
+system.physmem_0.readEnergy 1528355400 # Energy for read commands per rank (pJ)
+system.physmem_0.writeEnergy 977968080 # Energy for write commands per rank (pJ)
+system.physmem_0.refreshEnergy 29764999680 # Energy for refresh commands per rank (pJ)
+system.physmem_0.actBackEnergy 65726366265 # Energy for active background per rank (pJ)
+system.physmem_0.preBackEnergy 215773632750 # Energy for precharge background per rank (pJ)
+system.physmem_0.totalEnergy 314656075320 # Total energy per rank (pJ)
+system.physmem_0.averagePower 690.468461 # Core power per rank (mW)
+system.physmem_0.memoryStateTime::IDLE 358390621750 # Time in different power states
+system.physmem_0.memoryStateTime::REF 15217280000 # Time in different power states
system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states
-system.physmem_0.memoryStateTime::ACT 82248835500 # Time in different power states
+system.physmem_0.memoryStateTime::ACT 82106088250 # Time in different power states
system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states
-system.physmem_1.actEnergy 545280120 # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy 297523875 # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy 1485736200 # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy 926555760 # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy 29738046000 # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy 63167759955 # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy 217770421500 # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy 313931323410 # Total energy per rank (pJ)
-system.physmem_1.averagePower 689.502473 # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE 361727973250 # Time in different power states
-system.physmem_1.memoryStateTime::REF 15203500000 # Time in different power states
+system.physmem_1.actEnergy 546247800 # Energy for activate commands per rank (pJ)
+system.physmem_1.preEnergy 298051875 # Energy for precharge commands per rank (pJ)
+system.physmem_1.readEnergy 1486602000 # Energy for read commands per rank (pJ)
+system.physmem_1.writeEnergy 926776080 # Energy for write commands per rank (pJ)
+system.physmem_1.refreshEnergy 29764999680 # Energy for refresh commands per rank (pJ)
+system.physmem_1.actBackEnergy 63297439515 # Energy for active background per rank (pJ)
+system.physmem_1.preBackEnergy 217904270250 # Energy for precharge background per rank (pJ)
+system.physmem_1.totalEnergy 314224387200 # Total energy per rank (pJ)
+system.physmem_1.averagePower 689.521182 # Core power per rank (mW)
+system.physmem_1.memoryStateTime::IDLE 361949321250 # Time in different power states
+system.physmem_1.memoryStateTime::REF 15217280000 # Time in different power states
system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states
-system.physmem_1.memoryStateTime::ACT 78369769250 # Time in different power states
+system.physmem_1.memoryStateTime::ACT 78547312500 # Time in different power states
system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states
-system.cpu.branchPred.lookups 231646337 # Number of BP lookups
-system.cpu.branchPred.condPredicted 231646337 # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect 9741961 # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups 132013407 # Number of BTB lookups
-system.cpu.branchPred.BTBHits 129322217 # Number of BTB hits
+system.cpu.branchPred.lookups 231695087 # Number of BP lookups
+system.cpu.branchPred.condPredicted 231695087 # Number of conditional branches predicted
+system.cpu.branchPred.condIncorrect 9749161 # Number of conditional branches incorrect
+system.cpu.branchPred.BTBLookups 132117764 # Number of BTB lookups
+system.cpu.branchPred.BTBHits 129359921 # Number of BTB hits
system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct 97.961427 # BTB Hit Percentage
-system.cpu.branchPred.usedRAS 28025090 # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect 1471468 # Number of incorrect RAS predictions.
+system.cpu.branchPred.BTBHitPct 97.912587 # BTB Hit Percentage
+system.cpu.branchPred.usedRAS 28019082 # Number of times the RAS was used to get a target.
+system.cpu.branchPred.RASInCorrect 1472513 # Number of incorrect RAS predictions.
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu.apic_clk_domain.clock 8000 # Clock period in ticks
system.cpu.workload.num_syscalls 551 # Number of system calls
-system.cpu.numCycles 910608093 # number of cpu cycles simulated
+system.cpu.numCycles 911430498 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
-system.cpu.fetch.icacheStallCycles 186242841 # Number of cycles fetch is stalled on an Icache miss
-system.cpu.fetch.Insts 1278548490 # Number of instructions fetch has processed
-system.cpu.fetch.Branches 231646337 # Number of branches that fetch encountered
-system.cpu.fetch.predictedBranches 157347307 # Number of branches that fetch has predicted taken
-system.cpu.fetch.Cycles 713142960 # Number of cycles fetch has run and was not squashing or blocked
-system.cpu.fetch.SquashCycles 20218451 # Number of cycles fetch has spent squashing
-system.cpu.fetch.TlbCycles 1278 # Number of cycles fetch has spent waiting for tlb
-system.cpu.fetch.MiscStallCycles 97934 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu.fetch.PendingTrapStallCycles 814720 # Number of stall cycles due to pending traps
-system.cpu.fetch.PendingQuiesceStallCycles 1319 # Number of stall cycles due to pending quiesce instructions
-system.cpu.fetch.IcacheWaitRetryStallCycles 68 # Number of stall cycles due to full MSHR
-system.cpu.fetch.CacheLines 180536939 # Number of cache lines fetched
-system.cpu.fetch.IcacheSquashes 2712428 # Number of outstanding Icache misses that were squashed
-system.cpu.fetch.ItlbSquashes 5 # Number of outstanding ITLB misses that were squashed
-system.cpu.fetch.rateDist::samples 910410345 # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::mean 2.611396 # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::stdev 3.336099 # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.icacheStallCycles 186296226 # Number of cycles fetch is stalled on an Icache miss
+system.cpu.fetch.Insts 1278949517 # Number of instructions fetch has processed
+system.cpu.fetch.Branches 231695087 # Number of branches that fetch encountered
+system.cpu.fetch.predictedBranches 157379003 # Number of branches that fetch has predicted taken
+system.cpu.fetch.Cycles 713875771 # Number of cycles fetch has run and was not squashing or blocked
+system.cpu.fetch.SquashCycles 20236911 # Number of cycles fetch has spent squashing
+system.cpu.fetch.TlbCycles 843 # Number of cycles fetch has spent waiting for tlb
+system.cpu.fetch.MiscStallCycles 99453 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
+system.cpu.fetch.PendingTrapStallCycles 835728 # Number of stall cycles due to pending traps
+system.cpu.fetch.PendingQuiesceStallCycles 1660 # Number of stall cycles due to pending quiesce instructions
+system.cpu.fetch.IcacheWaitRetryStallCycles 72 # Number of stall cycles due to full MSHR
+system.cpu.fetch.CacheLines 180582964 # Number of cache lines fetched
+system.cpu.fetch.IcacheSquashes 2713511 # Number of outstanding Icache misses that were squashed
+system.cpu.fetch.ItlbSquashes 2 # Number of outstanding ITLB misses that were squashed
+system.cpu.fetch.rateDist::samples 911228208 # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::mean 2.609913 # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::stdev 3.335178 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::0 499900768 54.91% 54.91% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::1 34011801 3.74% 58.65% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::2 33310917 3.66% 62.30% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::3 33621227 3.69% 66.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::4 27137981 2.98% 68.98% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::5 27875262 3.06% 72.04% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::6 37328628 4.10% 76.14% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::7 33745133 3.71% 79.85% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::8 183478628 20.15% 100.00% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::0 500401689 54.92% 54.92% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::1 34125690 3.75% 58.66% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::2 33332463 3.66% 62.32% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::3 33617134 3.69% 66.01% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::4 27404429 3.01% 69.01% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::5 27784633 3.05% 72.06% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::6 37330287 4.10% 76.16% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::7 33792897 3.71% 79.87% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::8 183438986 20.13% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::total 910410345 # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.branchRate 0.254386 # Number of branch fetches per cycle
-system.cpu.fetch.rate 1.404060 # Number of inst fetches per cycle
-system.cpu.decode.IdleCycles 127581888 # Number of cycles decode is idle
-system.cpu.decode.BlockedCycles 450063290 # Number of cycles decode is blocked
-system.cpu.decode.RunCycles 239948731 # Number of cycles decode is running
-system.cpu.decode.UnblockCycles 82707211 # Number of cycles decode is unblocking
-system.cpu.decode.SquashCycles 10109225 # Number of cycles decode is squashing
-system.cpu.decode.DecodedInsts 2232998831 # Number of instructions handled by decode
-system.cpu.rename.SquashCycles 10109225 # Number of cycles rename is squashing
-system.cpu.rename.IdleCycles 159900312 # Number of cycles rename is idle
-system.cpu.rename.BlockCycles 230280409 # Number of cycles rename is blocking
-system.cpu.rename.serializeStallCycles 34090 # count of cycles rename stalled for serializing inst
-system.cpu.rename.RunCycles 285603646 # Number of cycles rename is running
-system.cpu.rename.UnblockCycles 224482663 # Number of cycles rename is unblocking
-system.cpu.rename.RenamedInsts 2183077018 # Number of instructions processed by rename
-system.cpu.rename.ROBFullEvents 183617 # Number of times rename has blocked due to ROB full
-system.cpu.rename.IQFullEvents 140318739 # Number of times rename has blocked due to IQ full
-system.cpu.rename.LQFullEvents 24297006 # Number of times rename has blocked due to LQ full
-system.cpu.rename.SQFullEvents 48974479 # Number of times rename has blocked due to SQ full
-system.cpu.rename.RenamedOperands 2288425781 # Number of destination operands rename has renamed
-system.cpu.rename.RenameLookups 5524582783 # Number of register rename lookups that rename has made
-system.cpu.rename.int_rename_lookups 3513207505 # Number of integer rename lookups
-system.cpu.rename.fp_rename_lookups 61088 # Number of floating rename lookups
+system.cpu.fetch.rateDist::total 911228208 # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.branchRate 0.254210 # Number of branch fetches per cycle
+system.cpu.fetch.rate 1.403233 # Number of inst fetches per cycle
+system.cpu.decode.IdleCycles 127697766 # Number of cycles decode is idle
+system.cpu.decode.BlockedCycles 450696701 # Number of cycles decode is blocked
+system.cpu.decode.RunCycles 239651398 # Number of cycles decode is running
+system.cpu.decode.UnblockCycles 83063888 # Number of cycles decode is unblocking
+system.cpu.decode.SquashCycles 10118455 # Number of cycles decode is squashing
+system.cpu.decode.DecodedInsts 2233614820 # Number of instructions handled by decode
+system.cpu.rename.SquashCycles 10118455 # Number of cycles rename is squashing
+system.cpu.rename.IdleCycles 159982570 # Number of cycles rename is idle
+system.cpu.rename.BlockCycles 230664398 # Number of cycles rename is blocking
+system.cpu.rename.serializeStallCycles 40764 # count of cycles rename stalled for serializing inst
+system.cpu.rename.RunCycles 285690426 # Number of cycles rename is running
+system.cpu.rename.UnblockCycles 224731595 # Number of cycles rename is unblocking
+system.cpu.rename.RenamedInsts 2183551679 # Number of instructions processed by rename
+system.cpu.rename.ROBFullEvents 177689 # Number of times rename has blocked due to ROB full
+system.cpu.rename.IQFullEvents 141075901 # Number of times rename has blocked due to IQ full
+system.cpu.rename.LQFullEvents 24311507 # Number of times rename has blocked due to LQ full
+system.cpu.rename.SQFullEvents 48530126 # Number of times rename has blocked due to SQ full
+system.cpu.rename.RenamedOperands 2288986524 # Number of destination operands rename has renamed
+system.cpu.rename.RenameLookups 5525749346 # Number of register rename lookups that rename has made
+system.cpu.rename.int_rename_lookups 3513986925 # Number of integer rename lookups
+system.cpu.rename.fp_rename_lookups 64934 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 1614040854 # Number of HB maps that are committed
-system.cpu.rename.UndoneMaps 674384927 # Number of HB maps that are undone due to squashing
-system.cpu.rename.serializingInsts 2376 # count of serializing insts renamed
-system.cpu.rename.tempSerializingInsts 2343 # count of temporary serializing insts renamed
-system.cpu.rename.skidInsts 427656429 # count of insts added to the skid buffer
-system.cpu.memDep0.insertedLoads 530632285 # Number of loads inserted to the mem dependence unit.
-system.cpu.memDep0.insertedStores 210400238 # Number of stores inserted to the mem dependence unit.
-system.cpu.memDep0.conflictingLoads 240350662 # Number of conflicting loads.
-system.cpu.memDep0.conflictingStores 72017394 # Number of conflicting stores.
-system.cpu.iq.iqInstsAdded 2112353898 # Number of instructions added to the IQ (excludes non-spec)
-system.cpu.iq.iqNonSpecInstsAdded 24976 # Number of non-speculative instructions added to the IQ
-system.cpu.iq.iqInstsIssued 1828941324 # Number of instructions issued
-system.cpu.iq.iqSquashedInstsIssued 423887 # Number of squashed instructions issued
-system.cpu.iq.iqSquashedInstsExamined 578689030 # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu.iq.iqSquashedOperandsExamined 1006760945 # Number of squashed operands that are examined and possibly removed from graph
-system.cpu.iq.iqSquashedNonSpecRemoved 24424 # Number of squashed non-spec instructions that were removed
-system.cpu.iq.issued_per_cycle::samples 910410345 # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::mean 2.008920 # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::stdev 2.068672 # Number of insts issued each cycle
+system.cpu.rename.UndoneMaps 674945670 # Number of HB maps that are undone due to squashing
+system.cpu.rename.serializingInsts 3353 # count of serializing insts renamed
+system.cpu.rename.tempSerializingInsts 3126 # count of temporary serializing insts renamed
+system.cpu.rename.skidInsts 428782866 # count of insts added to the skid buffer
+system.cpu.memDep0.insertedLoads 530734595 # Number of loads inserted to the mem dependence unit.
+system.cpu.memDep0.insertedStores 210445129 # Number of stores inserted to the mem dependence unit.
+system.cpu.memDep0.conflictingLoads 240719653 # Number of conflicting loads.
+system.cpu.memDep0.conflictingStores 72347559 # Number of conflicting stores.
+system.cpu.iq.iqInstsAdded 2112788093 # Number of instructions added to the IQ (excludes non-spec)
+system.cpu.iq.iqNonSpecInstsAdded 24468 # Number of non-speculative instructions added to the IQ
+system.cpu.iq.iqInstsIssued 1829137533 # Number of instructions issued
+system.cpu.iq.iqSquashedInstsIssued 426447 # Number of squashed instructions issued
+system.cpu.iq.iqSquashedInstsExamined 579133879 # Number of squashed instructions iterated over during squash; mainly for profiling
+system.cpu.iq.iqSquashedOperandsExamined 1007575077 # Number of squashed operands that are examined and possibly removed from graph
+system.cpu.iq.iqSquashedNonSpecRemoved 23916 # Number of squashed non-spec instructions that were removed
+system.cpu.iq.issued_per_cycle::samples 911228208 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::mean 2.007332 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::stdev 2.067633 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::0 325758066 35.78% 35.78% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::1 130835258 14.37% 50.15% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::2 120048462 13.19% 63.34% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::3 111501441 12.25% 75.59% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::4 91294731 10.03% 85.61% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::5 61344237 6.74% 92.35% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::6 43225981 4.75% 97.10% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::7 18968528 2.08% 99.18% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::8 7433641 0.82% 100.00% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::0 325992359 35.78% 35.78% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::1 131250522 14.40% 50.18% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::2 120537234 13.23% 63.41% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::3 111169469 12.20% 75.61% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::4 91475128 10.04% 85.65% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::5 61217160 6.72% 92.36% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::6 43196755 4.74% 97.10% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::7 18979354 2.08% 99.19% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::8 7410227 0.81% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::total 910410345 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::total 911228208 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntAlu 11322546 42.44% 42.44% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntMult 0 0.00% 42.44% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntDiv 0 0.00% 42.44% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatAdd 0 0.00% 42.44% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCmp 0 0.00% 42.44% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCvt 0 0.00% 42.44% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMult 0 0.00% 42.44% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatDiv 0 0.00% 42.44% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatSqrt 0 0.00% 42.44% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAdd 0 0.00% 42.44% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 42.44% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAlu 0 0.00% 42.44% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCmp 0 0.00% 42.44% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCvt 0 0.00% 42.44% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMisc 0 0.00% 42.44% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMult 0 0.00% 42.44% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 42.44% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShift 0 0.00% 42.44% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 42.44% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdSqrt 0 0.00% 42.44% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 42.44% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 42.44% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 42.44% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 42.44% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 42.44% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 42.44% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 42.44% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 42.44% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 42.44% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemRead 12279843 46.03% 88.48% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemWrite 3074079 11.52% 100.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::IntAlu 11335968 42.56% 42.56% # attempts to use FU when none available
+system.cpu.iq.fu_full::IntMult 0 0.00% 42.56% # attempts to use FU when none available
+system.cpu.iq.fu_full::IntDiv 0 0.00% 42.56% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatAdd 0 0.00% 42.56% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatCmp 0 0.00% 42.56% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatCvt 0 0.00% 42.56% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatMult 0 0.00% 42.56% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatDiv 0 0.00% 42.56% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatSqrt 0 0.00% 42.56% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdAdd 0 0.00% 42.56% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 42.56% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdAlu 0 0.00% 42.56% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdCmp 0 0.00% 42.56% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdCvt 0 0.00% 42.56% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdMisc 0 0.00% 42.56% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdMult 0 0.00% 42.56% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 42.56% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdShift 0 0.00% 42.56% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 42.56% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdSqrt 0 0.00% 42.56% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 42.56% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 42.56% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 42.56% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 42.56% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 42.56% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 42.56% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 42.56% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 42.56% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 42.56% # attempts to use FU when none available
+system.cpu.iq.fu_full::MemRead 12226894 45.90% 88.46% # attempts to use FU when none available
+system.cpu.iq.fu_full::MemWrite 3075179 11.54% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
-system.cpu.iq.FU_type_0::No_OpClass 2717047 0.15% 0.15% # Type of FU issued
-system.cpu.iq.FU_type_0::IntAlu 1212867491 66.32% 66.46% # Type of FU issued
-system.cpu.iq.FU_type_0::IntMult 388152 0.02% 66.49% # Type of FU issued
-system.cpu.iq.FU_type_0::IntDiv 3881000 0.21% 66.70% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatAdd 102 0.00% 66.70% # Type of FU issued
+system.cpu.iq.FU_type_0::No_OpClass 2719775 0.15% 0.15% # Type of FU issued
+system.cpu.iq.FU_type_0::IntAlu 1213037771 66.32% 66.47% # Type of FU issued
+system.cpu.iq.FU_type_0::IntMult 388267 0.02% 66.49% # Type of FU issued
+system.cpu.iq.FU_type_0::IntDiv 3880871 0.21% 66.70% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatAdd 112 0.00% 66.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 66.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 66.70% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMult 0 0.00% 66.70% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 66.70% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatMult 48 0.00% 66.70% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatDiv 465 0.00% 66.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 66.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 66.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 66.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 66.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 66.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 66.70% # Type of FU issued
-system.cpu.iq.FU_type_0::MemRead 435396374 23.81% 90.50% # Type of FU issued
-system.cpu.iq.FU_type_0::MemWrite 173691158 9.50% 100.00% # Type of FU issued
+system.cpu.iq.FU_type_0::MemRead 435424012 23.80% 90.50% # Type of FU issued
+system.cpu.iq.FU_type_0::MemWrite 173686212 9.50% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::total 1828941324 # Type of FU issued
-system.cpu.iq.rate 2.008483 # Inst issue rate
-system.cpu.iq.fu_busy_cnt 26676468 # FU busy when requested
-system.cpu.iq.fu_busy_rate 0.014586 # FU busy rate (busy events/executed inst)
-system.cpu.iq.int_inst_queue_reads 4595362463 # Number of integer instruction queue reads
-system.cpu.iq.int_inst_queue_writes 2691335659 # Number of integer instruction queue writes
-system.cpu.iq.int_inst_queue_wakeup_accesses 1799336607 # Number of integer instruction queue wakeup accesses
-system.cpu.iq.fp_inst_queue_reads 30885 # Number of floating instruction queue reads
-system.cpu.iq.fp_inst_queue_writes 66324 # Number of floating instruction queue writes
-system.cpu.iq.fp_inst_queue_wakeup_accesses 6516 # Number of floating instruction queue wakeup accesses
-system.cpu.iq.int_alu_accesses 1852886556 # Number of integer alu accesses
-system.cpu.iq.fp_alu_accesses 14189 # Number of floating point alu accesses
-system.cpu.iew.lsq.thread0.forwLoads 185525718 # Number of loads that had data forwarded from stores
+system.cpu.iq.FU_type_0::total 1829137533 # Type of FU issued
+system.cpu.iq.rate 2.006886 # Inst issue rate
+system.cpu.iq.fu_busy_cnt 26638041 # FU busy when requested
+system.cpu.iq.fu_busy_rate 0.014563 # FU busy rate (busy events/executed inst)
+system.cpu.iq.int_inst_queue_reads 4596535787 # Number of integer instruction queue reads
+system.cpu.iq.int_inst_queue_writes 2692210314 # Number of integer instruction queue writes
+system.cpu.iq.int_inst_queue_wakeup_accesses 1799537822 # Number of integer instruction queue wakeup accesses
+system.cpu.iq.fp_inst_queue_reads 31975 # Number of floating instruction queue reads
+system.cpu.iq.fp_inst_queue_writes 69900 # Number of floating instruction queue writes
+system.cpu.iq.fp_inst_queue_wakeup_accesses 6901 # Number of floating instruction queue wakeup accesses
+system.cpu.iq.int_alu_accesses 1853040947 # Number of integer alu accesses
+system.cpu.iq.fp_alu_accesses 14852 # Number of floating point alu accesses
+system.cpu.iew.lsq.thread0.forwLoads 185563330 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
-system.cpu.iew.lsq.thread0.squashedLoads 146532886 # Number of loads squashed
-system.cpu.iew.lsq.thread0.ignoredResponses 211598 # Number of memory responses ignored because the instruction is squashed
-system.cpu.iew.lsq.thread0.memOrderViolation 388823 # Number of memory ordering violations
-system.cpu.iew.lsq.thread0.squashedStores 61240052 # Number of stores squashed
+system.cpu.iew.lsq.thread0.squashedLoads 146635930 # Number of loads squashed
+system.cpu.iew.lsq.thread0.ignoredResponses 210802 # Number of memory responses ignored because the instruction is squashed
+system.cpu.iew.lsq.thread0.memOrderViolation 388472 # Number of memory ordering violations
+system.cpu.iew.lsq.thread0.squashedStores 61284943 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
-system.cpu.iew.lsq.thread0.rescheduledLoads 19518 # Number of loads that were rescheduled
-system.cpu.iew.lsq.thread0.cacheBlocked 1112 # Number of times an access to memory failed due to the cache being blocked
+system.cpu.iew.lsq.thread0.rescheduledLoads 18850 # Number of loads that were rescheduled
+system.cpu.iew.lsq.thread0.cacheBlocked 952 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
-system.cpu.iew.iewSquashCycles 10109225 # Number of cycles IEW is squashing
-system.cpu.iew.iewBlockCycles 169308479 # Number of cycles IEW is blocking
-system.cpu.iew.iewUnblockCycles 10486289 # Number of cycles IEW is unblocking
-system.cpu.iew.iewDispatchedInsts 2112378874 # Number of instructions dispatched to IQ
-system.cpu.iew.iewDispSquashedInsts 393422 # Number of squashed instructions skipped by dispatch
-system.cpu.iew.iewDispLoadInsts 530635043 # Number of dispatched load instructions
-system.cpu.iew.iewDispStoreInsts 210400238 # Number of dispatched store instructions
-system.cpu.iew.iewDispNonSpecInsts 7587 # Number of dispatched non-speculative instructions
-system.cpu.iew.iewIQFullEvents 4508389 # Number of times the IQ has become full, causing a stall
-system.cpu.iew.iewLSQFullEvents 3837371 # Number of times the LSQ has become full, causing a stall
-system.cpu.iew.memOrderViolationEvents 388823 # Number of memory order violations
-system.cpu.iew.predictedTakenIncorrect 5739135 # Number of branches that were predicted taken incorrectly
-system.cpu.iew.predictedNotTakenIncorrect 4588886 # Number of branches that were predicted not taken incorrectly
-system.cpu.iew.branchMispredicts 10328021 # Number of branch mispredicts detected at execute
-system.cpu.iew.iewExecutedInsts 1807829650 # Number of executed instructions
-system.cpu.iew.iewExecLoadInsts 429333816 # Number of load instructions executed
-system.cpu.iew.iewExecSquashedInsts 21111674 # Number of squashed instructions skipped in execute
+system.cpu.iew.iewSquashCycles 10118455 # Number of cycles IEW is squashing
+system.cpu.iew.iewBlockCycles 169584093 # Number of cycles IEW is blocking
+system.cpu.iew.iewUnblockCycles 10386937 # Number of cycles IEW is unblocking
+system.cpu.iew.iewDispatchedInsts 2112812561 # Number of instructions dispatched to IQ
+system.cpu.iew.iewDispSquashedInsts 394512 # Number of squashed instructions skipped by dispatch
+system.cpu.iew.iewDispLoadInsts 530738087 # Number of dispatched load instructions
+system.cpu.iew.iewDispStoreInsts 210445129 # Number of dispatched store instructions
+system.cpu.iew.iewDispNonSpecInsts 7053 # Number of dispatched non-speculative instructions
+system.cpu.iew.iewIQFullEvents 4503089 # Number of times the IQ has become full, causing a stall
+system.cpu.iew.iewLSQFullEvents 3731660 # Number of times the LSQ has become full, causing a stall
+system.cpu.iew.memOrderViolationEvents 388472 # Number of memory order violations
+system.cpu.iew.predictedTakenIncorrect 5744189 # Number of branches that were predicted taken incorrectly
+system.cpu.iew.predictedNotTakenIncorrect 4593759 # Number of branches that were predicted not taken incorrectly
+system.cpu.iew.branchMispredicts 10337948 # Number of branch mispredicts detected at execute
+system.cpu.iew.iewExecutedInsts 1808033307 # Number of executed instructions
+system.cpu.iew.iewExecLoadInsts 429361199 # Number of load instructions executed
+system.cpu.iew.iewExecSquashedInsts 21104226 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 0 # number of nop insts executed
-system.cpu.iew.exec_refs 599464610 # number of memory reference insts executed
-system.cpu.iew.exec_branches 171918385 # Number of branches executed
-system.cpu.iew.exec_stores 170130794 # Number of stores executed
-system.cpu.iew.exec_rate 1.985299 # Inst execution rate
-system.cpu.iew.wb_sent 1804630771 # cumulative count of insts sent to commit
-system.cpu.iew.wb_count 1799343123 # cumulative count of insts written-back
-system.cpu.iew.wb_producers 1369373146 # num instructions producing a value
-system.cpu.iew.wb_consumers 2092710816 # num instructions consuming a value
+system.cpu.iew.exec_refs 599489274 # number of memory reference insts executed
+system.cpu.iew.exec_branches 171937546 # Number of branches executed
+system.cpu.iew.exec_stores 170128075 # Number of stores executed
+system.cpu.iew.exec_rate 1.983731 # Inst execution rate
+system.cpu.iew.wb_sent 1804836297 # cumulative count of insts sent to commit
+system.cpu.iew.wb_count 1799544723 # cumulative count of insts written-back
+system.cpu.iew.wb_producers 1369264226 # num instructions producing a value
+system.cpu.iew.wb_consumers 2092761334 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
-system.cpu.iew.wb_rate 1.975980 # insts written-back per cycle
-system.cpu.iew.wb_fanout 0.654354 # average fanout of values written-back
+system.cpu.iew.wb_rate 1.974418 # insts written-back per cycle
+system.cpu.iew.wb_fanout 0.654286 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
-system.cpu.commit.commitSquashedInsts 583611522 # The number of squashed insts skipped by commit
+system.cpu.commit.commitSquashedInsts 584053108 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 552 # The number of times commit has been forced to stall to communicate backwards
-system.cpu.commit.branchMispredicts 9827684 # The number of times a branch was mispredicted
-system.cpu.commit.committed_per_cycle::samples 831323520 # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::mean 1.839222 # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::stdev 2.498579 # Number of insts commited each cycle
+system.cpu.commit.branchMispredicts 9837261 # The number of times a branch was mispredicted
+system.cpu.commit.committed_per_cycle::samples 832077003 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::mean 1.837557 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::stdev 2.497071 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::0 362694832 43.63% 43.63% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::1 175144101 21.07% 64.70% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::2 57358727 6.90% 71.60% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::3 86263805 10.38% 81.97% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::4 27150861 3.27% 85.24% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::5 27127713 3.26% 88.50% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::6 9862872 1.19% 89.69% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::7 8848382 1.06% 90.75% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::8 76872227 9.25% 100.00% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::0 362943344 43.62% 43.62% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::1 175693429 21.12% 64.73% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::2 57310072 6.89% 71.62% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::3 86390127 10.38% 82.00% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::4 27179123 3.27% 85.27% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::5 27109381 3.26% 88.53% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::6 9762579 1.17% 89.70% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::7 8845708 1.06% 90.76% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::8 76843240 9.24% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::total 831323520 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::total 832077003 # Number of insts commited each cycle
system.cpu.commit.committedInsts 826877109 # Number of instructions committed
system.cpu.commit.committedOps 1528988701 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total 1528988701 # Class of committed instruction
-system.cpu.commit.bw_lim_events 76872227 # number cycles where commit BW limit reached
-system.cpu.rob.rob_reads 2867051516 # The number of ROB reads
-system.cpu.rob.rob_writes 4304473794 # The number of ROB writes
-system.cpu.timesIdled 2567 # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu.idleCycles 197748 # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu.commit.bw_lim_events 76843240 # number cycles where commit BW limit reached
+system.cpu.rob.rob_reads 2868275572 # The number of ROB reads
+system.cpu.rob.rob_writes 4305421890 # The number of ROB writes
+system.cpu.timesIdled 2629 # Number of times that the entire CPU went into an idle state and unscheduled itself
+system.cpu.idleCycles 202290 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 826877109 # Number of Instructions Simulated
system.cpu.committedOps 1528988701 # Number of Ops (including micro ops) Simulated
-system.cpu.cpi 1.101262 # CPI: Cycles Per Instruction
-system.cpu.cpi_total 1.101262 # CPI: Total CPI of All Threads
-system.cpu.ipc 0.908049 # IPC: Instructions Per Cycle
-system.cpu.ipc_total 0.908049 # IPC: Total IPC of All Threads
-system.cpu.int_regfile_reads 2763330538 # number of integer regfile reads
-system.cpu.int_regfile_writes 1467435539 # number of integer regfile writes
-system.cpu.fp_regfile_reads 6574 # number of floating regfile reads
-system.cpu.fp_regfile_writes 209 # number of floating regfile writes
-system.cpu.cc_regfile_reads 600926529 # number of cc regfile reads
-system.cpu.cc_regfile_writes 409661898 # number of cc regfile writes
-system.cpu.misc_regfile_reads 991625144 # number of misc regfile reads
+system.cpu.cpi 1.102256 # CPI: Cycles Per Instruction
+system.cpu.cpi_total 1.102256 # CPI: Total CPI of All Threads
+system.cpu.ipc 0.907230 # IPC: Instructions Per Cycle
+system.cpu.ipc_total 0.907230 # IPC: Total IPC of All Threads
+system.cpu.int_regfile_reads 2763463473 # number of integer regfile reads
+system.cpu.int_regfile_writes 1467615781 # number of integer regfile writes
+system.cpu.fp_regfile_reads 7179 # number of floating regfile reads
+system.cpu.fp_regfile_writes 441 # number of floating regfile writes
+system.cpu.cc_regfile_reads 600951276 # number of cc regfile reads
+system.cpu.cc_regfile_writes 409693961 # number of cc regfile writes
+system.cpu.misc_regfile_reads 991720731 # number of misc regfile reads
system.cpu.misc_regfile_writes 1 # number of misc regfile writes
-system.cpu.dcache.tags.replacements 2532368 # number of replacements
-system.cpu.dcache.tags.tagsinuse 4088.654602 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 388337333 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 2536464 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 153.101851 # Average number of references to valid blocks.
+system.cpu.dcache.tags.replacements 2532518 # number of replacements
+system.cpu.dcache.tags.tagsinuse 4088.661230 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 388324970 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 2536614 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 153.087924 # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle 1688557250 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 4088.654602 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.998207 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.998207 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_blocks::cpu.data 4088.661230 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.998208 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.998208 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0 25 # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1 19 # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2 854 # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3 3198 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::1 21 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::2 783 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::3 3267 # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses 785792022 # Number of tag accesses
-system.cpu.dcache.tags.data_accesses 785792022 # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data 239684650 # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total 239684650 # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data 148177346 # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total 148177346 # number of WriteReq hits
-system.cpu.dcache.demand_hits::cpu.data 387861996 # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total 387861996 # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data 387861996 # number of overall hits
-system.cpu.dcache.overall_hits::total 387861996 # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data 2782927 # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total 2782927 # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data 982856 # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total 982856 # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data 3765783 # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total 3765783 # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data 3765783 # number of overall misses
-system.cpu.dcache.overall_misses::total 3765783 # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data 59969889588 # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total 59969889588 # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data 31202214310 # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total 31202214310 # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data 91172103898 # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total 91172103898 # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data 91172103898 # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total 91172103898 # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data 242467577 # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total 242467577 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.tags.tag_accesses 785768584 # Number of tag accesses
+system.cpu.dcache.tags.data_accesses 785768584 # Number of data accesses
+system.cpu.dcache.ReadReq_hits::cpu.data 239673208 # number of ReadReq hits
+system.cpu.dcache.ReadReq_hits::total 239673208 # number of ReadReq hits
+system.cpu.dcache.WriteReq_hits::cpu.data 148177372 # number of WriteReq hits
+system.cpu.dcache.WriteReq_hits::total 148177372 # number of WriteReq hits
+system.cpu.dcache.demand_hits::cpu.data 387850580 # number of demand (read+write) hits
+system.cpu.dcache.demand_hits::total 387850580 # number of demand (read+write) hits
+system.cpu.dcache.overall_hits::cpu.data 387850580 # number of overall hits
+system.cpu.dcache.overall_hits::total 387850580 # number of overall hits
+system.cpu.dcache.ReadReq_misses::cpu.data 2782575 # number of ReadReq misses
+system.cpu.dcache.ReadReq_misses::total 2782575 # number of ReadReq misses
+system.cpu.dcache.WriteReq_misses::cpu.data 982830 # number of WriteReq misses
+system.cpu.dcache.WriteReq_misses::total 982830 # number of WriteReq misses
+system.cpu.dcache.demand_misses::cpu.data 3765405 # number of demand (read+write) misses
+system.cpu.dcache.demand_misses::total 3765405 # number of demand (read+write) misses
+system.cpu.dcache.overall_misses::cpu.data 3765405 # number of overall misses
+system.cpu.dcache.overall_misses::total 3765405 # number of overall misses
+system.cpu.dcache.ReadReq_miss_latency::cpu.data 60028359597 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_latency::total 60028359597 # number of ReadReq miss cycles
+system.cpu.dcache.WriteReq_miss_latency::cpu.data 31203952015 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_latency::total 31203952015 # number of WriteReq miss cycles
+system.cpu.dcache.demand_miss_latency::cpu.data 91232311612 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_latency::total 91232311612 # number of demand (read+write) miss cycles
+system.cpu.dcache.overall_miss_latency::cpu.data 91232311612 # number of overall miss cycles
+system.cpu.dcache.overall_miss_latency::total 91232311612 # number of overall miss cycles
+system.cpu.dcache.ReadReq_accesses::cpu.data 242455783 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_accesses::total 242455783 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 149160202 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 149160202 # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data 391627779 # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total 391627779 # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data 391627779 # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total 391627779 # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.011478 # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total 0.011478 # miss rate for ReadReq accesses
+system.cpu.dcache.demand_accesses::cpu.data 391615985 # number of demand (read+write) accesses
+system.cpu.dcache.demand_accesses::total 391615985 # number of demand (read+write) accesses
+system.cpu.dcache.overall_accesses::cpu.data 391615985 # number of overall (read+write) accesses
+system.cpu.dcache.overall_accesses::total 391615985 # number of overall (read+write) accesses
+system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.011477 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.011477 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.006589 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.006589 # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data 0.009616 # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total 0.009616 # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data 0.009616 # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total 0.009616 # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 21549.214043 # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 21549.214043 # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 31746.475893 # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 31746.475893 # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 24210.663200 # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 24210.663200 # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 24210.663200 # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 24210.663200 # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs 10538 # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets 7 # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs 1092 # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets 3 # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs 9.650183 # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets 2.333333 # average number of cycles each access was blocked
+system.cpu.dcache.demand_miss_rate::cpu.data 0.009615 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.009615 # miss rate for demand accesses
+system.cpu.dcache.overall_miss_rate::cpu.data 0.009615 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.009615 # miss rate for overall accesses
+system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 21572.952965 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 21572.952965 # average ReadReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 31749.083784 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 31749.083784 # average WriteReq miss latency
+system.cpu.dcache.demand_avg_miss_latency::cpu.data 24229.083355 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 24229.083355 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::cpu.data 24229.083355 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 24229.083355 # average overall miss latency
+system.cpu.dcache.blocked_cycles::no_mshrs 10901 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_targets 5 # number of cycles access was blocked
+system.cpu.dcache.blocked::no_mshrs 1090 # number of cycles access was blocked
+system.cpu.dcache.blocked::no_targets 2 # number of cycles access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_mshrs 10.000917 # average number of cycles each access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_targets 2.500000 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
-system.cpu.dcache.writebacks::writebacks 2331685 # number of writebacks
-system.cpu.dcache.writebacks::total 2331685 # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data 1017273 # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total 1017273 # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data 18365 # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total 18365 # number of WriteReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data 1035638 # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total 1035638 # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data 1035638 # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total 1035638 # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1765654 # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total 1765654 # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data 964491 # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total 964491 # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data 2730145 # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total 2730145 # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data 2730145 # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total 2730145 # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 32740632750 # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total 32740632750 # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 29421021688 # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total 29421021688 # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data 62161654438 # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total 62161654438 # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data 62161654438 # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total 62161654438 # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.007282 # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.007282 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.writebacks::writebacks 2331746 # number of writebacks
+system.cpu.dcache.writebacks::total 2331746 # number of writebacks
+system.cpu.dcache.ReadReq_mshr_hits::cpu.data 1016736 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_hits::total 1016736 # number of ReadReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_hits::cpu.data 18354 # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_hits::total 18354 # number of WriteReq MSHR hits
+system.cpu.dcache.demand_mshr_hits::cpu.data 1035090 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_hits::total 1035090 # number of demand (read+write) MSHR hits
+system.cpu.dcache.overall_mshr_hits::cpu.data 1035090 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_hits::total 1035090 # number of overall MSHR hits
+system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1765839 # number of ReadReq MSHR misses
+system.cpu.dcache.ReadReq_mshr_misses::total 1765839 # number of ReadReq MSHR misses
+system.cpu.dcache.WriteReq_mshr_misses::cpu.data 964476 # number of WriteReq MSHR misses
+system.cpu.dcache.WriteReq_mshr_misses::total 964476 # number of WriteReq MSHR misses
+system.cpu.dcache.demand_mshr_misses::cpu.data 2730315 # number of demand (read+write) MSHR misses
+system.cpu.dcache.demand_mshr_misses::total 2730315 # number of demand (read+write) MSHR misses
+system.cpu.dcache.overall_mshr_misses::cpu.data 2730315 # number of overall MSHR misses
+system.cpu.dcache.overall_mshr_misses::total 2730315 # number of overall MSHR misses
+system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 32758208252 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_latency::total 32758208252 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 29421929982 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_latency::total 29421929982 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_latency::cpu.data 62180138234 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_latency::total 62180138234 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_latency::cpu.data 62180138234 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_latency::total 62180138234 # number of overall MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.007283 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.007283 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.006466 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.006466 # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.006971 # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total 0.006971 # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.006971 # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total 0.006971 # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 18543.062656 # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18543.062656 # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 30504.195154 # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30504.195154 # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 22768.627468 # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 22768.627468 # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 22768.627468 # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 22768.627468 # average overall mshr miss latency
+system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.006972 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.006972 # mshr miss rate for demand accesses
+system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.006972 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.006972 # mshr miss rate for overall accesses
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 18551.073032 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18551.073032 # average ReadReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 30505.611318 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30505.611318 # average WriteReq mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 22773.979645 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 22773.979645 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 22773.979645 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 22773.979645 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.icache.tags.replacements 6982 # number of replacements
-system.cpu.icache.tags.tagsinuse 1087.309225 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 180328938 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 8606 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 20953.862189 # Average number of references to valid blocks.
+system.cpu.icache.tags.replacements 7158 # number of replacements
+system.cpu.icache.tags.tagsinuse 1086.852590 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 180374777 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 8766 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 20576.634383 # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 1087.309225 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.530913 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.530913 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024 1624 # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0 65 # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1 10 # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2 58 # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3 309 # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4 1182 # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024 0.792969 # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses 361276321 # Number of tag accesses
-system.cpu.icache.tags.data_accesses 361276321 # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst 180331996 # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total 180331996 # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst 180331996 # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total 180331996 # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst 180331996 # number of overall hits
-system.cpu.icache.overall_hits::total 180331996 # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst 204942 # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total 204942 # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst 204942 # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total 204942 # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst 204942 # number of overall misses
-system.cpu.icache.overall_misses::total 204942 # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst 1305386490 # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total 1305386490 # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst 1305386490 # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total 1305386490 # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst 1305386490 # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total 1305386490 # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst 180536938 # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total 180536938 # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst 180536938 # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total 180536938 # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst 180536938 # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total 180536938 # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.001135 # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total 0.001135 # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst 0.001135 # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total 0.001135 # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst 0.001135 # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total 0.001135 # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 6369.541090 # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 6369.541090 # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 6369.541090 # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 6369.541090 # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 6369.541090 # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 6369.541090 # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs 1486 # number of cycles access was blocked
+system.cpu.icache.tags.occ_blocks::cpu.inst 1086.852590 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.530690 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.530690 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_task_id_blocks::1024 1608 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::0 62 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::1 11 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::2 56 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::3 291 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::4 1188 # Occupied blocks per task id
+system.cpu.icache.tags.occ_task_id_percent::1024 0.785156 # Percentage of cache occupancy per task id
+system.cpu.icache.tags.tag_accesses 361368535 # Number of tag accesses
+system.cpu.icache.tags.data_accesses 361368535 # Number of data accesses
+system.cpu.icache.ReadReq_hits::cpu.inst 180377818 # number of ReadReq hits
+system.cpu.icache.ReadReq_hits::total 180377818 # number of ReadReq hits
+system.cpu.icache.demand_hits::cpu.inst 180377818 # number of demand (read+write) hits
+system.cpu.icache.demand_hits::total 180377818 # number of demand (read+write) hits
+system.cpu.icache.overall_hits::cpu.inst 180377818 # number of overall hits
+system.cpu.icache.overall_hits::total 180377818 # number of overall hits
+system.cpu.icache.ReadReq_misses::cpu.inst 205146 # number of ReadReq misses
+system.cpu.icache.ReadReq_misses::total 205146 # number of ReadReq misses
+system.cpu.icache.demand_misses::cpu.inst 205146 # number of demand (read+write) misses
+system.cpu.icache.demand_misses::total 205146 # number of demand (read+write) misses
+system.cpu.icache.overall_misses::cpu.inst 205146 # number of overall misses
+system.cpu.icache.overall_misses::total 205146 # number of overall misses
+system.cpu.icache.ReadReq_miss_latency::cpu.inst 1309293240 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_latency::total 1309293240 # number of ReadReq miss cycles
+system.cpu.icache.demand_miss_latency::cpu.inst 1309293240 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_latency::total 1309293240 # number of demand (read+write) miss cycles
+system.cpu.icache.overall_miss_latency::cpu.inst 1309293240 # number of overall miss cycles
+system.cpu.icache.overall_miss_latency::total 1309293240 # number of overall miss cycles
+system.cpu.icache.ReadReq_accesses::cpu.inst 180582964 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_accesses::total 180582964 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.demand_accesses::cpu.inst 180582964 # number of demand (read+write) accesses
+system.cpu.icache.demand_accesses::total 180582964 # number of demand (read+write) accesses
+system.cpu.icache.overall_accesses::cpu.inst 180582964 # number of overall (read+write) accesses
+system.cpu.icache.overall_accesses::total 180582964 # number of overall (read+write) accesses
+system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.001136 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.001136 # miss rate for ReadReq accesses
+system.cpu.icache.demand_miss_rate::cpu.inst 0.001136 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.001136 # miss rate for demand accesses
+system.cpu.icache.overall_miss_rate::cpu.inst 0.001136 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.001136 # miss rate for overall accesses
+system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 6382.250885 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 6382.250885 # average ReadReq miss latency
+system.cpu.icache.demand_avg_miss_latency::cpu.inst 6382.250885 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 6382.250885 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::cpu.inst 6382.250885 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 6382.250885 # average overall miss latency
+system.cpu.icache.blocked_cycles::no_mshrs 1556 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs 20 # number of cycles access was blocked
+system.cpu.icache.blocked::no_mshrs 23 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs 74.300000 # average number of cycles each access was blocked
+system.cpu.icache.avg_blocked_cycles::no_mshrs 67.652174 # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
-system.cpu.icache.ReadReq_mshr_hits::cpu.inst 2496 # number of ReadReq MSHR hits
-system.cpu.icache.ReadReq_mshr_hits::total 2496 # number of ReadReq MSHR hits
-system.cpu.icache.demand_mshr_hits::cpu.inst 2496 # number of demand (read+write) MSHR hits
-system.cpu.icache.demand_mshr_hits::total 2496 # number of demand (read+write) MSHR hits
-system.cpu.icache.overall_mshr_hits::cpu.inst 2496 # number of overall MSHR hits
-system.cpu.icache.overall_mshr_hits::total 2496 # number of overall MSHR hits
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst 202446 # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total 202446 # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst 202446 # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total 202446 # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst 202446 # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total 202446 # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 886113510 # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total 886113510 # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst 886113510 # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total 886113510 # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst 886113510 # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total 886113510 # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.001121 # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total 0.001121 # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.001121 # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total 0.001121 # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.001121 # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total 0.001121 # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 4377.036395 # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 4377.036395 # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 4377.036395 # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 4377.036395 # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 4377.036395 # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 4377.036395 # average overall mshr miss latency
+system.cpu.icache.ReadReq_mshr_hits::cpu.inst 2537 # number of ReadReq MSHR hits
+system.cpu.icache.ReadReq_mshr_hits::total 2537 # number of ReadReq MSHR hits
+system.cpu.icache.demand_mshr_hits::cpu.inst 2537 # number of demand (read+write) MSHR hits
+system.cpu.icache.demand_mshr_hits::total 2537 # number of demand (read+write) MSHR hits
+system.cpu.icache.overall_mshr_hits::cpu.inst 2537 # number of overall MSHR hits
+system.cpu.icache.overall_mshr_hits::total 2537 # number of overall MSHR hits
+system.cpu.icache.ReadReq_mshr_misses::cpu.inst 202609 # number of ReadReq MSHR misses
+system.cpu.icache.ReadReq_mshr_misses::total 202609 # number of ReadReq MSHR misses
+system.cpu.icache.demand_mshr_misses::cpu.inst 202609 # number of demand (read+write) MSHR misses
+system.cpu.icache.demand_mshr_misses::total 202609 # number of demand (read+write) MSHR misses
+system.cpu.icache.overall_mshr_misses::cpu.inst 202609 # number of overall MSHR misses
+system.cpu.icache.overall_mshr_misses::total 202609 # number of overall MSHR misses
+system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 890830010 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_latency::total 890830010 # number of ReadReq MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_latency::cpu.inst 890830010 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_latency::total 890830010 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_latency::cpu.inst 890830010 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_latency::total 890830010 # number of overall MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.001122 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.001122 # mshr miss rate for ReadReq accesses
+system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.001122 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.001122 # mshr miss rate for demand accesses
+system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.001122 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.001122 # mshr miss rate for overall accesses
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 4396.793874 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 4396.793874 # average ReadReq mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 4396.793874 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 4396.793874 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 4396.793874 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 4396.793874 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.tags.replacements 354037 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 29694.655553 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 3700890 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 386375 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 9.578492 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.replacements 354201 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 29695.160220 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 3700802 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 386532 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 9.574374 # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle 197848612000 # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks 21120.417264 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 251.711772 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 8322.526517 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks 0.644544 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst 0.007682 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data 0.253983 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.906209 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024 32338 # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0 81 # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1 1 # Occupied blocks per task id
+system.cpu.l2cache.tags.occ_blocks::writebacks 21110.060927 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 253.708059 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 8331.391234 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_percent::writebacks 0.644228 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::cpu.inst 0.007743 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::cpu.data 0.254254 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.906224 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_task_id_blocks::1024 32331 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::0 80 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2 224 # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3 11738 # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4 20294 # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024 0.986877 # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses 41723459 # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses 41723459 # Number of data accesses
-system.cpu.l2cache.ReadReq_hits::cpu.inst 5123 # number of ReadReq hits
-system.cpu.l2cache.ReadReq_hits::cpu.data 1589228 # number of ReadReq hits
-system.cpu.l2cache.ReadReq_hits::total 1594351 # number of ReadReq hits
-system.cpu.l2cache.Writeback_hits::writebacks 2331685 # number of Writeback hits
-system.cpu.l2cache.Writeback_hits::total 2331685 # number of Writeback hits
-system.cpu.l2cache.UpgradeReq_hits::cpu.data 1852 # number of UpgradeReq hits
-system.cpu.l2cache.UpgradeReq_hits::total 1852 # number of UpgradeReq hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data 564007 # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total 564007 # number of ReadExReq hits
-system.cpu.l2cache.demand_hits::cpu.inst 5123 # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data 2153235 # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total 2158358 # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst 5123 # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data 2153235 # number of overall hits
-system.cpu.l2cache.overall_hits::total 2158358 # number of overall hits
-system.cpu.l2cache.ReadReq_misses::cpu.inst 3523 # number of ReadReq misses
-system.cpu.l2cache.ReadReq_misses::cpu.data 176215 # number of ReadReq misses
-system.cpu.l2cache.ReadReq_misses::total 179738 # number of ReadReq misses
-system.cpu.l2cache.UpgradeReq_misses::cpu.data 191829 # number of UpgradeReq misses
-system.cpu.l2cache.UpgradeReq_misses::total 191829 # number of UpgradeReq misses
-system.cpu.l2cache.ReadExReq_misses::cpu.data 207014 # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total 207014 # number of ReadExReq misses
-system.cpu.l2cache.demand_misses::cpu.inst 3523 # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data 383229 # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total 386752 # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst 3523 # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data 383229 # number of overall misses
-system.cpu.l2cache.overall_misses::total 386752 # number of overall misses
-system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 289388750 # number of ReadReq miss cycles
-system.cpu.l2cache.ReadReq_miss_latency::cpu.data 14251176250 # number of ReadReq miss cycles
-system.cpu.l2cache.ReadReq_miss_latency::total 14540565000 # number of ReadReq miss cycles
-system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 12592097 # number of UpgradeReq miss cycles
-system.cpu.l2cache.UpgradeReq_miss_latency::total 12592097 # number of UpgradeReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 16445422468 # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total 16445422468 # number of ReadExReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst 289388750 # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data 30696598718 # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total 30985987468 # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst 289388750 # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data 30696598718 # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total 30985987468 # number of overall miss cycles
-system.cpu.l2cache.ReadReq_accesses::cpu.inst 8646 # number of ReadReq accesses(hits+misses)
-system.cpu.l2cache.ReadReq_accesses::cpu.data 1765443 # number of ReadReq accesses(hits+misses)
-system.cpu.l2cache.ReadReq_accesses::total 1774089 # number of ReadReq accesses(hits+misses)
-system.cpu.l2cache.Writeback_accesses::writebacks 2331685 # number of Writeback accesses(hits+misses)
-system.cpu.l2cache.Writeback_accesses::total 2331685 # number of Writeback accesses(hits+misses)
-system.cpu.l2cache.UpgradeReq_accesses::cpu.data 193681 # number of UpgradeReq accesses(hits+misses)
-system.cpu.l2cache.UpgradeReq_accesses::total 193681 # number of UpgradeReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data 771021 # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total 771021 # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst 8646 # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data 2536464 # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total 2545110 # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst 8646 # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data 2536464 # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total 2545110 # number of overall (read+write) accesses
-system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.407472 # miss rate for ReadReq accesses
-system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.099813 # miss rate for ReadReq accesses
-system.cpu.l2cache.ReadReq_miss_rate::total 0.101313 # miss rate for ReadReq accesses
-system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.990438 # miss rate for UpgradeReq accesses
-system.cpu.l2cache.UpgradeReq_miss_rate::total 0.990438 # miss rate for UpgradeReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.268493 # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total 0.268493 # miss rate for ReadExReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst 0.407472 # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data 0.151088 # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total 0.151959 # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst 0.407472 # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data 0.151088 # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total 0.151959 # miss rate for overall accesses
-system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 82142.705081 # average ReadReq miss latency
-system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 80873.797634 # average ReadReq miss latency
-system.cpu.l2cache.ReadReq_avg_miss_latency::total 80898.669174 # average ReadReq miss latency
-system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 65.642301 # average UpgradeReq miss latency
-system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 65.642301 # average UpgradeReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 79441.112524 # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 79441.112524 # average ReadExReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 82142.705081 # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 80099.884711 # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 80118.493164 # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 82142.705081 # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 80099.884711 # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 80118.493164 # average overall miss latency
+system.cpu.l2cache.tags.age_task_id_blocks_1024::3 11729 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::4 20298 # Occupied blocks per task id
+system.cpu.l2cache.tags.occ_task_id_percent::1024 0.986664 # Percentage of cache occupancy per task id
+system.cpu.l2cache.tags.tag_accesses 41726644 # Number of tag accesses
+system.cpu.l2cache.tags.data_accesses 41726644 # Number of data accesses
+system.cpu.l2cache.ReadReq_hits::cpu.inst 5259 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_hits::cpu.data 1589230 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_hits::total 1594489 # number of ReadReq hits
+system.cpu.l2cache.Writeback_hits::writebacks 2331746 # number of Writeback hits
+system.cpu.l2cache.Writeback_hits::total 2331746 # number of Writeback hits
+system.cpu.l2cache.UpgradeReq_hits::cpu.data 1880 # number of UpgradeReq hits
+system.cpu.l2cache.UpgradeReq_hits::total 1880 # number of UpgradeReq hits
+system.cpu.l2cache.ReadExReq_hits::cpu.data 563997 # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_hits::total 563997 # number of ReadExReq hits
+system.cpu.l2cache.demand_hits::cpu.inst 5259 # number of demand (read+write) hits
+system.cpu.l2cache.demand_hits::cpu.data 2153227 # number of demand (read+write) hits
+system.cpu.l2cache.demand_hits::total 2158486 # number of demand (read+write) hits
+system.cpu.l2cache.overall_hits::cpu.inst 5259 # number of overall hits
+system.cpu.l2cache.overall_hits::cpu.data 2153227 # number of overall hits
+system.cpu.l2cache.overall_hits::total 2158486 # number of overall hits
+system.cpu.l2cache.ReadReq_misses::cpu.inst 3532 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_misses::cpu.data 176392 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_misses::total 179924 # number of ReadReq misses
+system.cpu.l2cache.UpgradeReq_misses::cpu.data 191821 # number of UpgradeReq misses
+system.cpu.l2cache.UpgradeReq_misses::total 191821 # number of UpgradeReq misses
+system.cpu.l2cache.ReadExReq_misses::cpu.data 206995 # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_misses::total 206995 # number of ReadExReq misses
+system.cpu.l2cache.demand_misses::cpu.inst 3532 # number of demand (read+write) misses
+system.cpu.l2cache.demand_misses::cpu.data 383387 # number of demand (read+write) misses
+system.cpu.l2cache.demand_misses::total 386919 # number of demand (read+write) misses
+system.cpu.l2cache.overall_misses::cpu.inst 3532 # number of overall misses
+system.cpu.l2cache.overall_misses::cpu.data 383387 # number of overall misses
+system.cpu.l2cache.overall_misses::total 386919 # number of overall misses
+system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 291122000 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_latency::cpu.data 14268096000 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_latency::total 14559218000 # number of ReadReq miss cycles
+system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 13253076 # number of UpgradeReq miss cycles
+system.cpu.l2cache.UpgradeReq_miss_latency::total 13253076 # number of UpgradeReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 16447945218 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_latency::total 16447945218 # number of ReadExReq miss cycles
+system.cpu.l2cache.demand_miss_latency::cpu.inst 291122000 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_latency::cpu.data 30716041218 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_latency::total 31007163218 # number of demand (read+write) miss cycles
+system.cpu.l2cache.overall_miss_latency::cpu.inst 291122000 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_latency::cpu.data 30716041218 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_latency::total 31007163218 # number of overall miss cycles
+system.cpu.l2cache.ReadReq_accesses::cpu.inst 8791 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_accesses::cpu.data 1765622 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_accesses::total 1774413 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.Writeback_accesses::writebacks 2331746 # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_accesses::total 2331746 # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.UpgradeReq_accesses::cpu.data 193701 # number of UpgradeReq accesses(hits+misses)
+system.cpu.l2cache.UpgradeReq_accesses::total 193701 # number of UpgradeReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_accesses::cpu.data 770992 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_accesses::total 770992 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.demand_accesses::cpu.inst 8791 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_accesses::cpu.data 2536614 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_accesses::total 2545405 # number of demand (read+write) accesses
+system.cpu.l2cache.overall_accesses::cpu.inst 8791 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_accesses::cpu.data 2536614 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_accesses::total 2545405 # number of overall (read+write) accesses
+system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.401775 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.099904 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.101399 # miss rate for ReadReq accesses
+system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.990294 # miss rate for UpgradeReq accesses
+system.cpu.l2cache.UpgradeReq_miss_rate::total 0.990294 # miss rate for UpgradeReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.268479 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.268479 # miss rate for ReadExReq accesses
+system.cpu.l2cache.demand_miss_rate::cpu.inst 0.401775 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::cpu.data 0.151141 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.152007 # miss rate for demand accesses
+system.cpu.l2cache.overall_miss_rate::cpu.inst 0.401775 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::cpu.data 0.151141 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.152007 # miss rate for overall accesses
+system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 82424.122310 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 80888.566375 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 80918.710122 # average ReadReq miss latency
+system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 69.090850 # average UpgradeReq miss latency
+system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 69.090850 # average UpgradeReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 79460.591889 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 79460.591889 # average ReadExReq miss latency
+system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 82424.122310 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::cpu.data 80117.586715 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 80138.641984 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 82424.122310 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::cpu.data 80117.586715 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 80138.641984 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
-system.cpu.l2cache.writebacks::writebacks 293946 # number of writebacks
-system.cpu.l2cache.writebacks::total 293946 # number of writebacks
+system.cpu.l2cache.writebacks::writebacks 293991 # number of writebacks
+system.cpu.l2cache.writebacks::total 293991 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 1 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::total 1 # number of ReadReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.inst 1 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total 1 # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.inst 1 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total 1 # number of overall MSHR hits
-system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3522 # number of ReadReq MSHR misses
-system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 176215 # number of ReadReq MSHR misses
-system.cpu.l2cache.ReadReq_mshr_misses::total 179737 # number of ReadReq MSHR misses
-system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 191829 # number of UpgradeReq MSHR misses
-system.cpu.l2cache.UpgradeReq_mshr_misses::total 191829 # number of UpgradeReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 207014 # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total 207014 # number of ReadExReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst 3522 # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data 383229 # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total 386751 # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst 3522 # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data 383229 # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total 386751 # number of overall MSHR misses
-system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 245309750 # number of ReadReq MSHR miss cycles
-system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 12046131750 # number of ReadReq MSHR miss cycles
-system.cpu.l2cache.ReadReq_mshr_miss_latency::total 12291441500 # number of ReadReq MSHR miss cycles
-system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 3462043228 # number of UpgradeReq MSHR miss cycles
-system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 3462043228 # number of UpgradeReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 13856748032 # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 13856748032 # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 245309750 # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 25902879782 # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total 26148189532 # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 245309750 # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 25902879782 # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total 26148189532 # number of overall MSHR miss cycles
-system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.407356 # mshr miss rate for ReadReq accesses
-system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.099813 # mshr miss rate for ReadReq accesses
-system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.101312 # mshr miss rate for ReadReq accesses
-system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.990438 # mshr miss rate for UpgradeReq accesses
-system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.990438 # mshr miss rate for UpgradeReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.268493 # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.268493 # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.407356 # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.151088 # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total 0.151958 # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.407356 # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.151088 # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total 0.151958 # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 69650.695627 # average ReadReq mshr miss latency
-system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 68360.421928 # average ReadReq mshr miss latency
-system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 68385.705225 # average ReadReq mshr miss latency
-system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 18047.548744 # average UpgradeReq mshr miss latency
-system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18047.548744 # average UpgradeReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 66936.284657 # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 66936.284657 # average ReadExReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 69650.695627 # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 67591.126407 # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 67609.882152 # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 69650.695627 # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 67591.126407 # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 67609.882152 # average overall mshr miss latency
+system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3531 # number of ReadReq MSHR misses
+system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 176392 # number of ReadReq MSHR misses
+system.cpu.l2cache.ReadReq_mshr_misses::total 179923 # number of ReadReq MSHR misses
+system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 191821 # number of UpgradeReq MSHR misses
+system.cpu.l2cache.UpgradeReq_mshr_misses::total 191821 # number of UpgradeReq MSHR misses
+system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 206995 # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadExReq_mshr_misses::total 206995 # number of ReadExReq MSHR misses
+system.cpu.l2cache.demand_mshr_misses::cpu.inst 3531 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.demand_mshr_misses::cpu.data 383387 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.demand_mshr_misses::total 386918 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.overall_mshr_misses::cpu.inst 3531 # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_misses::cpu.data 383387 # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_misses::total 386918 # number of overall MSHR misses
+system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 246937500 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 12060771500 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_latency::total 12307709000 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 3460977638 # number of UpgradeReq MSHR miss cycles
+system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 3460977638 # number of UpgradeReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 13859464782 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 13859464782 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 246937500 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 25920236282 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency::total 26167173782 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 246937500 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 25920236282 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency::total 26167173782 # number of overall MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.401661 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.099904 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.101399 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.990294 # mshr miss rate for UpgradeReq accesses
+system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.990294 # mshr miss rate for UpgradeReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.268479 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.268479 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.401661 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.151141 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.152006 # mshr miss rate for demand accesses
+system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.401661 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.151141 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.152006 # mshr miss rate for overall accesses
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 69934.154630 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 68374.821420 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 68405.423431 # average ReadReq mshr miss latency
+system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 18042.746300 # average UpgradeReq mshr miss latency
+system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18042.746300 # average UpgradeReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 66955.553429 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 66955.553429 # average ReadExReq mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 69934.154630 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 67608.542496 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 67629.765950 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 69934.154630 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 67608.542496 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 67629.765950 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.toL2Bus.trans_dist::ReadReq 1967889 # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadResp 1967888 # Transaction distribution
-system.cpu.toL2Bus.trans_dist::Writeback 2331685 # Transaction distribution
-system.cpu.toL2Bus.trans_dist::UpgradeReq 193681 # Transaction distribution
-system.cpu.toL2Bus.trans_dist::UpgradeResp 193681 # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq 771021 # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp 771021 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 211091 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 7791975 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total 8003066 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 553280 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 311561536 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total 312114816 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops 193800 # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples 5264276 # Request fanout histogram
+system.cpu.toL2Bus.trans_dist::ReadReq 1968231 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadResp 1968229 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::Writeback 2331746 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::UpgradeReq 193701 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::UpgradeResp 193701 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExReq 770992 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExResp 770992 # Transaction distribution
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 211398 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 7792376 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 8003774 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 562496 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 311575040 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_size::total 312137536 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.snoops 193818 # Total snoops (count)
+system.cpu.toL2Bus.snoop_fanout::samples 5264670 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean 3 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::3 5264276 100.00% 100.00% # Request fanout histogram
+system.cpu.toL2Bus.snoop_fanout::3 5264670 100.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::4 0 0.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value 3 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value 3 # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total 5264276 # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy 4991831371 # Layer occupancy (ticks)
+system.cpu.toL2Bus.snoop_fanout::total 5264670 # Request fanout histogram
+system.cpu.toL2Bus.reqLayer0.occupancy 4991624303 # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization 1.1 # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy 304197990 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer0.occupancy 304450990 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy 3984504311 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer1.occupancy 3984789765 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 0.9 # Layer utilization (%)
-system.membus.trans_dist::ReadReq 179736 # Transaction distribution
-system.membus.trans_dist::ReadResp 179736 # Transaction distribution
-system.membus.trans_dist::Writeback 293946 # Transaction distribution
-system.membus.trans_dist::UpgradeReq 191861 # Transaction distribution
-system.membus.trans_dist::UpgradeResp 191861 # Transaction distribution
-system.membus.trans_dist::ReadExReq 206982 # Transaction distribution
-system.membus.trans_dist::ReadExResp 206982 # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1451104 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.l2cache.mem_side::total 1451104 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total 1451104 # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 43562496 # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::total 43562496 # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total 43562496 # Cumulative packet size per connected master and slave (bytes)
+system.membus.trans_dist::ReadReq 179922 # Transaction distribution
+system.membus.trans_dist::ReadResp 179921 # Transaction distribution
+system.membus.trans_dist::Writeback 293991 # Transaction distribution
+system.membus.trans_dist::UpgradeReq 191853 # Transaction distribution
+system.membus.trans_dist::UpgradeResp 191853 # Transaction distribution
+system.membus.trans_dist::ReadExReq 206963 # Transaction distribution
+system.membus.trans_dist::ReadExResp 206963 # Transaction distribution
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1451466 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::total 1451466 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 1451466 # Packet count per connected master and slave (bytes)
+system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 43576000 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.cpu.l2cache.mem_side::total 43576000 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size::total 43576000 # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops 0 # Total snoops (count)
-system.membus.snoop_fanout::samples 872525 # Request fanout histogram
+system.membus.snoop_fanout::samples 872729 # Request fanout histogram
system.membus.snoop_fanout::mean 0 # Request fanout histogram
system.membus.snoop_fanout::stdev 0 # Request fanout histogram
system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
-system.membus.snoop_fanout::0 872525 100.00% 100.00% # Request fanout histogram
+system.membus.snoop_fanout::0 872729 100.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value 0 # Request fanout histogram
system.membus.snoop_fanout::max_value 0 # Request fanout histogram
-system.membus.snoop_fanout::total 872525 # Request fanout histogram
-system.membus.reqLayer0.occupancy 2241314053 # Layer occupancy (ticks)
+system.membus.snoop_fanout::total 872729 # Request fanout histogram
+system.membus.reqLayer0.occupancy 2240390129 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 0.5 # Layer utilization (%)
-system.membus.respLayer1.occupancy 2430435187 # Layer occupancy (ticks)
+system.membus.respLayer1.occupancy 2431381451 # Layer occupancy (ticks)
system.membus.respLayer1.utilization 0.5 # Layer utilization (%)
---------- End Simulation Statistics ----------
projects / gem5.git / commitdiff