# Decoder
-<http://bugs.libre-riscv.org/show_bug.cgi?id=186>
+* Context and walkthrough <https://libre-soc.org/irclog/%23libre-soc.2021-07-13.log.html>
+* bugreport <http://bugs.libre-riscv.org/show_bug.cgi?id=186>
-The decoder is in charge of translating the POWER instruction stream into operations that can be handled by our backend. It will have an extra input bit, set via a MSR, that will switch on GPU instructions.
+The decoder is in charge of translating the POWER instruction stream into operations that can be handled by the backend.
Source code: <https://git.libre-riscv.org/?p=soc.git;a=tree;f=src/soc/decoder;hb=HEAD>