projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
f04d139
)
Fix scope
author
Miodrag Milanovic
<mmicko@gmail.com>
Mon, 31 Jan 2022 07:56:29 +0000
(08:56 +0100)
committer
Miodrag Milanovic
<mmicko@gmail.com>
Mon, 31 Jan 2022 07:56:29 +0000
(08:56 +0100)
passes/sat/sim.cc
patch
|
blob
|
history
diff --git
a/passes/sat/sim.cc
b/passes/sat/sim.cc
index 3cf5967cc0e07b16f34395977372c392669c5010..bea8f12b4f19e6463c8bd6c558c05b0fc05839ae 100644
(file)
--- a/
passes/sat/sim.cc
+++ b/
passes/sat/sim.cc
@@
-194,7
+194,7
@@
struct SimInstance
Module *mod = module->design->module(cell->type);
if (mod != nullptr) {
- dirty_children.insert(new SimInstance(shared, scope + "." + RTLIL::unescape_id(
module
->name), mod, cell, this));
+ dirty_children.insert(new SimInstance(shared, scope + "." + RTLIL::unescape_id(
cell
->name), mod, cell, this));
}
for (auto &port : cell->connections()) {