projects
/
nmigen.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
487e8d8
)
sim.pysim: write the next, not curr signal value to the VCD file
author
Jacob Lifshay
<programmerjake@gmail.com>
Mon, 13 Jul 2020 02:10:01 +0000
(19:10 -0700)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Fri, 31 Dec 2021 14:52:52 +0000
(14:52 +0000)
This is a temporary fix for #429.
nmigen/sim/pysim.py
patch
|
blob
|
history
diff --git
a/nmigen/sim/pysim.py
b/nmigen/sim/pysim.py
index 166e2a1d6aa320ed8a3c794b4e3c82a357033183..c50b7423fdbd1592d10324f076c5bac324092831 100644
(file)
--- a/
nmigen/sim/pysim.py
+++ b/
nmigen/sim/pysim.py
@@
-349,7
+349,7
@@
class Simulator:
for waveform_writer in self._waveform_writers:
for signal_state in self._state.pending:
waveform_writer.update(self._state.timeline.now,
- signal_state.signal, signal_state.
curr
)
+ signal_state.signal, signal_state.
next
)
# 2. commit: apply every queued signal change, waking up any waiting processes
converged = self._state.commit()