projects / gcc.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 8e8c274)
Fix integer load reservation for -march=znver1
authorVenkataramanan Kumar <venkataramanan.kumar@amd.com>
Tue, 11 Oct 2016 11:49:32 +0000 (11:49 +0000)
committerVenkataramanan Kumar <vekumar@gcc.gnu.org>
Tue, 11 Oct 2016 11:49:32 +0000 (11:49 +0000)
2016-10-11  Venkataramanan Kumar  <Venkataramanan.kumar@amd.com>

* config/i386/znver1.md : Fix imov/imovx load type reservations.

From-SVN: r240990

gcc/ChangeLog patch | blob | history
gcc/config/i386/znver1.md patch | blob | history

diff --git a/gcc/ChangeLog b/gcc/ChangeLog
index b00cb2c54fc0fb91c2481a32eb21789050892040..1a9cb5ac00384290f529a4062bf628c7c2aa54f4 100644 (file)
--- a/gcc/ChangeLog
+++ b/gcc/ChangeLog
@@ -1,3 +1,7 @@
+2016-10-11  Venkataramanan Kumar  <Venkataramanan.kumar@amd.com>
+
+       * config/i386/znver1.md : Fix imov/imovx load type reservations.
+
 2016-10-11  Eric Botcazou  <ebotcazou@adacore.com>
 
        * config/sparc/sparc.opt (msubxc): New option.
diff --git a/gcc/config/i386/znver1.md b/gcc/config/i386/znver1.md
index 7db0562a07442661ca17b1c717e5f531cfdbd951..93a707ac75005a25301b214dbece6002e786f511 100644 (file)
--- a/gcc/config/i386/znver1.md
+++ b/gcc/config/i386/znver1.md
@@ -228,18 +228,18 @@
                                   (eq_attr "memory" "store")))
                                   "znver1-direct,znver1-ieu,znver1-store")
 
-(define_insn_reservation "znver1_load_imov_double_load" 6
+(define_insn_reservation "znver1_load_imov_double_load" 5
                         (and (eq_attr "cpu" "znver1")
                              (and (eq_attr "znver1_decode" "double")
                                   (and (eq_attr "type" "imovx")
                                        (eq_attr "memory" "load"))))
-                        "znver1-double,znver1-load,znver1-ieu")
+                        "znver1-double,znver1-load")
 
-(define_insn_reservation "znver1_load_imov_direct_load" 5
+(define_insn_reservation "znver1_load_imov_direct_load" 4
                         (and (eq_attr "cpu" "znver1")
                              (and (eq_attr "type" "imov,imovx")
                                   (eq_attr "memory" "load")))
-                        "znver1-direct,znver1-load,znver1-ieu")
+                        "znver1-direct,znver1-load")
 
 ;; INTEGER/GENERAL instructions
 ;; register/imm operands only: ALU, ICMP, NEG, NOT, ROTATE, ISHIFT, TEST