projects
/
nmigen.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
7dcefcb
)
build.plat: don't create default sync domain as reset-less.
author
whitequark
<cz@m-labs.hk>
Wed, 9 Oct 2019 20:44:07 +0000
(20:44 +0000)
committer
whitequark
<cz@m-labs.hk>
Wed, 9 Oct 2019 20:44:07 +0000
(20:44 +0000)
nmigen/build/plat.py
patch
|
blob
|
history
diff --git
a/nmigen/build/plat.py
b/nmigen/build/plat.py
index acad494d46e3684d1ddf089466a622b65bf43730..be7377269fa37db4423219c4c9ca2ffa62bdfd0d 100644
(file)
--- a/
nmigen/build/plat.py
+++ b/
nmigen/build/plat.py
@@
-101,7
+101,7
@@
class Platform(ResourceManager, metaclass=ABCMeta):
rst_i = Const(0)
m = Module()
- m.domains += ClockDomain("sync"
, reset_less=self.default_rst is None
)
+ m.domains += ClockDomain("sync")
m.d.comb += ClockSignal("sync").eq(clk_i)
m.submodules.reset_sync = ResetSynchronizer(rst_i, domain="sync")
return m