projects
/
libreriscv.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
636bee7
)
add x86 virtual memory links
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Wed, 9 Mar 2022 16:43:34 +0000
(16:43 +0000)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Wed, 9 Mar 2022 16:43:37 +0000
(16:43 +0000)
resources.mdwn
patch
|
blob
|
history
diff --git
a/resources.mdwn
b/resources.mdwn
index ae392ed325510378d61819555406109b358b439a..42851192db79fa82422cf0120c1b9a34547bda2e 100644
(file)
--- a/
resources.mdwn
+++ b/
resources.mdwn
@@
-536,4
+536,6
@@
This list auto-generated from a page tag "standards":
OpenTitan also uses FuseSoC
LowRISC is UK based
https://antmicro.com/blog/2020/12/ibex-support-in-verilator-yosys-via-uhdm-surelog/
+ https://cirosantilli.com/x86-paging
+ http://denninginstitute.com/modules/vm/red/i486page.html
```