projects
/
riscv-isa-sim.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
64c3336
)
add decode.h header to sv.h
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Tue, 25 Sep 2018 05:47:30 +0000
(06:47 +0100)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Tue, 25 Sep 2018 05:47:30 +0000
(06:47 +0100)
riscv/sv.h
patch
|
blob
|
history
diff --git
a/riscv/sv.h
b/riscv/sv.h
index 7b98c923f1be37250a309716d4ec041befd94b15..cd2f8fbb030384246701333719d4f82006a5987c 100644
(file)
--- a/
riscv/sv.h
+++ b/
riscv/sv.h
@@
-3,6
+3,8
@@
#ifndef _RISCV_SIMPLE_V_H
#define _RISCV_SIMPLE_V_H
+#include "decode.h"
+
// this table is for the CSRs (4? for RV32E, 16 for other types)
// it's a CAM that's used to generate 2 tables (below)
// just as in RV, writing to entries in this CAM *clears*