Added note about SystemVerilog assert statement to README

diff --git a/README b/README
index 307f594b4467d750b88aa61a55c122982d05cb87..f0c9bc747321197136ef7b7e4a95f5b02f417ff0 100644 (file)
--- a/README
+++ b/README
@@ -270,6 +270,11 @@ Verilog Attributes and non-standard features
   for everything that comes after the {* ... *} statement. (Reset
   by adding an empty {* *} statement.)
 
+- The "assert" statement from SystemVerilog is supported in its most basic
+  form. In module context: "assert property (<expression>);" and within an
+  always block: "assert(<expression>);". It is transformed to a $assert cell
+  that is supported by the "sat" and "write_btor" commands.
+
 
 Workarounds for known build problems
 ====================================