(no commit message)

diff --git a/openpower/sv/rfc/ls001.mdwn b/openpower/sv/rfc/ls001.mdwn
index dad82b57947d0363a6041d1b1ab597853e01f714..b688225615375fe92fb8f15af21e09a3d98c2c61 100644 (file)
--- a/openpower/sv/rfc/ls001.mdwn
+++ b/openpower/sv/rfc/ls001.mdwn
@@ -710,23 +710,29 @@ of this RFC.
 
 **legal, scalar and vector**
 
-| width | assembler | prefix (if any) | suffix    | description   |
-|-------|-----------|-----------------|-----------|---------------|
-| 32bit | fishmv    | none            | 0x12345678| scalar EXT0nn |
-| 64bit | sv.fishmv | 0x27000000      | 0x12345678| vector SVP64:EXT2nn |
+| width | assembler | prefix?      | suffix    | description   |
+|-------|-----------|--------------|-----------|---------------|
+| 32bit | fishmv    | none         | 0x12345678| scalar EXT0nn |
+| 64bit | ss.fishmv | 0x26!zero    | 0x12345678| scalar SVP64Single:EXT0nn |
+| 64bit | sv.fishmv | 0x27nnnnnn   | 0x12345678| vector SVP64:EXT0nn |
 
 OR:
 
-| width | assembler | prefix (if any) | suffix    | description   |
-|-------|-----------|-----------------|-----------|---------------|
-| 64bit | fishmv    | 0x24000000      | 0x12345678| scalar EXT2nn |
-| 64bit | sv.fishmv | 0x26000000      | 0x12345678| vector SVP64:EXT0nn |
-
-* 32bit fishmv EXT0nn 0x12345678 or
-  64bit scalar EXT2nn 0x240000000 0x12345678 (typo removed)
-* vector fishmv 0x27nnnnnn 0x12345678
-
-here the encodings are the same, 0x12345678 means the same thing in both cases.  (and SVP64Single, wherever it is, whenever it is).
+| width | assembler | prefix?      | suffix    | description   |
+|-------|-----------|--------------|-----------|---------------|
+| 64bit | fishmv    | 0x24000000   | 0x12345678| scalar EXT2nn |
+| 64bit | ss.fishmv | 0x24!zero    | 0x12345678| scalar SVP64Single:EXT2nn |
+| 64bit | sv.fishmv | 0x26nnnnnn   | 0x12345678| vector SVP64:EXT2nn |
+
+Here the encodings are the same, 0x12345678 means the same thing in 
+all cases. Anything other than this risks either damage (truncation
+of capabilities of Simple-V) or far greater complexity in the
+Decode Phase.
+
+A *potential* compromise is to reserve certain EXT2nn POs right
+across the board
+(in the Scalar Suffix side, irrespective of Prefix), some allocated
+to Simple-V, some not.  
 
 example, legal (sort-of) (edit, typo corrected)