projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
8024707
)
mul2dsp to create cells that can be interchanged with $mul
author
Eddie Hung
<eddie@fpgeh.com>
Thu, 18 Jul 2019 22:37:35 +0000
(15:37 -0700)
committer
Eddie Hung
<eddie@fpgeh.com>
Thu, 18 Jul 2019 22:37:35 +0000
(15:37 -0700)
techlibs/common/mul2dsp.v
patch
|
blob
|
history
diff --git
a/techlibs/common/mul2dsp.v
b/techlibs/common/mul2dsp.v
index ee53701eea9c61cd8b985e29b8548e8e3eaaee78..391b395ffd0b3fc55cabaa518b4266afa2b57f6d 100644
(file)
--- a/
techlibs/common/mul2dsp.v
+++ b/
techlibs/common/mul2dsp.v
@@
-214,7
+214,13
@@
module \$__mul_gen (A, B, Y);
else
\r
wire [`DSP_B_MAXWIDTH-1:0] Bext = B;
\r
\r
- `DSP_NAME _TECHMAP_REPLACE_ (
\r
+ `DSP_NAME #(
\r
+ .A_SIGNED(A_SIGNED),
\r
+ .B_SIGNED(B_SIGNED),
\r
+ .A_WIDTH(`DSP_A_MAXWIDTH),
\r
+ .B_WIDTH(`DSP_B_MAXWIDTH),
\r
+ .Y_WIDTH(`DSP_A_MAXWIDTH+`DSP_B_MAXWIDTH),
\r
+ ) _TECHMAP_REPLACE_ (
\r
.A(Aext),
\r
.B(Bext),
\r
.Y(Y)
\r