projects
/
libreriscv.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
a0b27f7
)
(no commit message)
author
lkcl
<lkcl@web>
Mon, 14 Dec 2020 01:52:35 +0000
(
01:52
+0000)
committer
IkiWiki
<ikiwiki.info>
Mon, 14 Dec 2020 01:52:35 +0000
(
01:52
+0000)
openpower/sv/example_dep_matrices.mdwn
patch
|
blob
|
history
diff --git
a/openpower/sv/example_dep_matrices.mdwn
b/openpower/sv/example_dep_matrices.mdwn
index 554d27e56d314a2e0166d0fb5c7a9dfbee15870b..142c95384564b492fd92c6fc36fdddc47e0ef141 100644
(file)
--- a/
openpower/sv/example_dep_matrices.mdwn
+++ b/
openpower/sv/example_dep_matrices.mdwn
@@
-22,4
+22,4
@@
See <https://bugs.libre-soc.org/show_bug.cgi?id=213#c83>
Register allocation associated with this DM layout: Vectors may *only* be allocated to Vector FPs if RA%4 == RB%4
== RT%4 and all reg numbers are over 32. otherwise they are allocated
to *scalar* FUs which has significantly less computational resources
-but far greater crossbar routing.
+but far greater crossbar routing.
This allows 4R1W regfiles to be used where normally ultra-costly 12R10W would be required.