(no commit message)

diff --git a/openpower/sv/cr_ops.mdwn b/openpower/sv/cr_ops.mdwn
index f9008ab8190ac66e33ff738f59ebc5e91e128e93..f737d800cfec63c2571eda7ece86627f82f040d7 100644 (file)
--- a/openpower/sv/cr_ops.mdwn
+++ b/openpower/sv/cr_ops.mdwn
@@ -78,10 +78,10 @@ SVP64 RM `MODE` (includes `ELWIDTH_SRC` bits) for CR-based operations:
 
 | 6 | 7 | 19-20 |  21 | 22   23 |  description     |
 | - | - |-------| --- |---------|----------------- |
-|sz |SNZ| 0 RG  |   0 | dz  /   | simple mode                      |
-|sz |SNZ| 0 RG  |   1 | 0   /   | scalar reduce mode (mapreduce) |
+| / |SNZ| 0 RG  |   0 | dz  sz  | simple mode                      |
+| / |SNZ| 0 RG  |   1 | dz  sz   | scalar reduce mode (mapreduce) |
 |zz |SNZ| 1 VLI | inv |  CR-bit | Ffirst 3-bit mode      |
-|sz |SNZ| 1 VLI | inv |  dz /   | Ffirst 5-bit mode       |
+| / |SNZ| 1 VLI | inv |  dz sz  | Ffirst 5-bit mode       |
 
 Fields: