projects
/
libreriscv.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
32c43a6
)
add i2c libre-riscv bug link
author
Luke Leighton
<lkcl@lkcl.net>
Sun, 25 Feb 2018 10:09:13 +0000
(10:09 +0000)
committer
Luke Leighton
<lkcl@lkcl.net>
Sun, 25 Feb 2018 10:09:13 +0000
(10:09 +0000)
shakti/m_class/I2C.mdwn
patch
|
blob
|
history
diff --git
a/shakti/m_class/I2C.mdwn
b/shakti/m_class/I2C.mdwn
index 3c61a8d1787f74c4a6fdc57f1810e3fca050123e..0c82462f22be1b77b3febc84071efd8e50d8cda8 100644
(file)
--- a/
shakti/m_class/I2C.mdwn
+++ b/
shakti/m_class/I2C.mdwn
@@
-1,5
+1,6
@@
# I2C
+* <http://bugs.libre-riscv.org/show_bug.cgi?id=1>
* <https://github.com/sifive/sifive-blocks/tree/master/src/main/scala/devices/>
includes GPIO, SPI, UART, JTAG, I2C, PinCtrl, UART and PWM. Also included
is a Watchdog Timer and others.