projects / libreriscv.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: ba08b43)
clarification
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sat, 14 May 2022 11:41:29 +0000 (12:41 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sat, 14 May 2022 11:41:29 +0000 (12:41 +0100)
openpower/sv/SimpleV_rationale.mdwn patch | blob | history

diff --git a/openpower/sv/SimpleV_rationale.mdwn b/openpower/sv/SimpleV_rationale.mdwn
index 4f9266ccf2b5c7f3eb2ca10f77ac8f758362f396..c1a4d2910ccf933d81beea169a09712b94c99430 100644 (file)
--- a/openpower/sv/SimpleV_rationale.mdwn
+++ b/openpower/sv/SimpleV_rationale.mdwn
@@ -1167,6 +1167,7 @@ and a Tensor Unit.
 
 **etp4hpc.eu**
 
-[ETP 4 HPC](https://etp4hpc.eu) is a European Joint-initiative for
+[ETP 4 HPC](https://etp4hpc.eu) is a European Joint Initiative for HPC,
+with an eye towards
 [Processing in Memory](https://www.etp4hpc.eu/pujades/files/ETP4HPC_WP_Processing-In-Memory_FINAL.pdf)
 
http://libre-riscv.org ikiwiki