(no commit message)

diff --git a/openpower/sv/rfc/001.mdwn b/openpower/sv/rfc/001.mdwn
index bcf7cf4a18aea2daae436d26c73209b7880d93f3..c6fb3de1fb5ea55ac49ae7ba8011673fb3ea10f5 100644 (file)
--- a/openpower/sv/rfc/001.mdwn
+++ b/openpower/sv/rfc/001.mdwn
@@ -13,10 +13,16 @@ Links
 * <https://libre-soc.org/openpower/sv/fcvt/>
 * <https://libre-soc.org/openpower/sv/cr_int_predication/>
 
-# Introduction
+# Introduction to Simple-V
 
 This proposal is to extend the Power ISA with an Abstract RISC-Paradigm
 Vectorisation Concept that may be applied to **all and any** suitable
 Scalar instructions, present and future, in the Scalar Power ISA.
 **It is not a Vector ISA and does not add Vector opcodes of any kind**.
+A variant of Simple-V was originally invented in 1994 by Peter Hsu
+(Architect of the MIPS R8000) but was dropped as MIPS did not have an
+Out-of-Order Microarchitecture.
+
+# Resources
+