projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
137c91d
)
Remove redundant doc
author
Eddie Hung
<eddie@fpgeh.com>
Thu, 27 Jun 2019 22:28:55 +0000
(15:28 -0700)
committer
Eddie Hung
<eddie@fpgeh.com>
Thu, 27 Jun 2019 22:28:55 +0000
(15:28 -0700)
techlibs/xilinx/synth_xilinx.cc
patch
|
blob
|
history
diff --git
a/techlibs/xilinx/synth_xilinx.cc
b/techlibs/xilinx/synth_xilinx.cc
index 7dbd980556e76f347aba547517dc9c1126cf1abf..c24f66e52d793ccc997672cbb43b8e5b9ce6a535 100644
(file)
--- a/
techlibs/xilinx/synth_xilinx.cc
+++ b/
techlibs/xilinx/synth_xilinx.cc
@@
-62,9
+62,6
@@
struct SynthXilinxPass : public ScriptPass
log(" generate an output netlist (and BLIF file) suitable for VPR\n");
log(" (this feature is experimental and incomplete)\n");
log("\n");
- log(" -nocarry\n");
- log(" disable inference of carry chains\n");
- log("\n");
log(" -nobram\n");
log(" disable inference of block rams\n");
log("\n");