projects / openpower-isa.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 365af65)
whoops no self.record, must be record argument
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Tue, 16 May 2023 01:30:40 +0000 (02:30 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Tue, 16 May 2023 01:30:40 +0000 (02:30 +0100)
src/openpower/decoder/power_insn.py patch | blob | history

diff --git a/src/openpower/decoder/power_insn.py b/src/openpower/decoder/power_insn.py
index a1f37a060bbafb63abac88b5c156bcdf710a2815..e2d8ec3b6dbb8a2d53209167848c5e003f6b9ef2 100644 (file)
--- a/src/openpower/decoder/power_insn.py
+++ b/src/openpower/decoder/power_insn.py
@@ -2068,7 +2068,7 @@ class WidthBaseRM(BaseRM):
         FP = False
         dw = WidthBaseRM.width(FP, int(self.elwidth))
         sw = WidthBaseRM.width(FP, int(self.ewsrc))
-        if self.record.svp64.mode is _SVMode.CROP:
+        if record.svp64.mode is _SVMode.CROP:
             if dw:
                 yield ("dw=" + dw)
         else: