[libre-riscv-dev] [Bug 276] SR NAND Latch needed in nmigen
authorbugzilla-daemon <bugzilla-daemon@libre-riscv.org>
Fri, 3 Apr 2020 12:11:31 +0000 (12:11 +0000)
committerlibre-riscv-dev <libre-riscv-dev@lists.libre-riscv.org>
Fri, 3 Apr 2020 12:11:32 +0000 (13:11 +0100)
6f/0278af6c3037f8010a5a5fc6b1b98617c88a67 [new file with mode: 0644]

diff --git a/6f/0278af6c3037f8010a5a5fc6b1b98617c88a67 b/6f/0278af6c3037f8010a5a5fc6b1b98617c88a67
new file mode 100644 (file)
index 0000000..cbead09
--- /dev/null
@@ -0,0 +1,74 @@
+Return-path: <libre-riscv-dev-bounces@lists.libre-riscv.org>
+Envelope-to: publicinbox@libre-riscv.org
+Delivery-date: Fri, 03 Apr 2020 13:11:33 +0100
+Received: from localhost ([::1] helo=libre-riscv.org)
+       by libre-riscv.org with esmtp (Exim 4.89)
+       (envelope-from <libre-riscv-dev-bounces@lists.libre-riscv.org>)
+       id 1jKLAa-0008FV-I3; Fri, 03 Apr 2020 13:11:32 +0100
+Received: from localhost ([127.0.0.1] helo=bugs.libre-riscv.org)
+ by libre-riscv.org with esmtp (Exim 4.89)
+ (envelope-from <bugzilla-daemon@libre-riscv.org>) id 1jKLAY-0008FO-TB
+ for libre-riscv-dev@lists.libre-riscv.org; Fri, 03 Apr 2020 13:11:30 +0100
+From: bugzilla-daemon@libre-riscv.org
+To: libre-riscv-dev@lists.libre-riscv.org
+Date: Fri, 03 Apr 2020 12:11:31 +0000
+X-Bugzilla-Reason: CC
+X-Bugzilla-Type: changed
+X-Bugzilla-Watch-Reason: None
+X-Bugzilla-Product: Libre-SOC's first SoC
+X-Bugzilla-Component: Source Code
+X-Bugzilla-Version: unspecified
+X-Bugzilla-Keywords: 
+X-Bugzilla-Severity: enhancement
+X-Bugzilla-Who: whitequark@whitequark.org
+X-Bugzilla-Status: CONFIRMED
+X-Bugzilla-Resolution: 
+X-Bugzilla-Priority: ---
+X-Bugzilla-Assigned-To: lkcl@lkcl.net
+X-Bugzilla-Flags: 
+X-Bugzilla-Changed-Fields: 
+Message-ID: <bug-276-13-1KSLffStmb@http.bugs.libre-riscv.org/>
+In-Reply-To: <bug-276-13@http.bugs.libre-riscv.org/>
+References: <bug-276-13@http.bugs.libre-riscv.org/>
+X-Bugzilla-URL: http://bugs.libre-riscv.org/
+Auto-Submitted: auto-generated
+MIME-Version: 1.0
+Subject: [libre-riscv-dev] [Bug 276] SR NAND Latch needed in nmigen
+X-BeenThere: libre-riscv-dev@lists.libre-riscv.org
+X-Mailman-Version: 2.1.23
+Precedence: list
+List-Id: Libre-RISCV General Development
+ <libre-riscv-dev.lists.libre-riscv.org>
+List-Unsubscribe: <http://lists.libre-riscv.org/mailman/options/libre-riscv-dev>, 
+ <mailto:libre-riscv-dev-request@lists.libre-riscv.org?subject=unsubscribe>
+List-Archive: <http://lists.libre-riscv.org/pipermail/libre-riscv-dev/>
+List-Post: <mailto:libre-riscv-dev@lists.libre-riscv.org>
+List-Help: <mailto:libre-riscv-dev-request@lists.libre-riscv.org?subject=help>
+List-Subscribe: <http://lists.libre-riscv.org/mailman/listinfo/libre-riscv-dev>, 
+ <mailto:libre-riscv-dev-request@lists.libre-riscv.org?subject=subscribe>
+Reply-To: Libre-RISCV General Development
+ <libre-riscv-dev@lists.libre-riscv.org>
+Content-Type: text/plain; charset="utf-8"
+Content-Transfer-Encoding: base64
+Errors-To: libre-riscv-dev-bounces@lists.libre-riscv.org
+Sender: "libre-riscv-dev" <libre-riscv-dev-bounces@lists.libre-riscv.org>
+
+aHR0cDovL2J1Z3MubGlicmUtcmlzY3Yub3JnL3Nob3dfYnVnLmNnaT9pZD0yNzYKCi0tLSBDb21t
+ZW50ICMzIGZyb20gd2hpdGVxdWFya0B3aGl0ZXF1YXJrLm9yZyAtLS0KT0ssIGhhdmluZyByZWFk
+IHRoYXQgSSBzdWdnZXN0IHdlIGZvbGxvdyB0aGUgc3RhbmRhcmQgcHJvY2VkdXJlLiBUaGUgbmV3
+IHB5c2ltCmRlc2lnbiBzaG91bGQgYWxyZWFkeSBoYW5kbGUgdGhpcyBraW5kIG9mIGxvZ2ljIGxv
+b3AganVzdCBmaW5lLiBJIHN1Z2dlc3QgeW91Cm1ha2UgYSAoY29hcnNlKSBTUk5BTkQgbGF0Y2gg
+b3V0IG9mIG5vcm1hbCAoY29hcnNlKSBOQU5EIGNlbGxzLCB0ZXN0IHRoYXQgaXQKd29ya3MgY29y
+cmVjdGx5IGluIHlvdXIgZGVzaWducywgYW5kIGlmIGl0IGRvZXMgbm90LCBmaWxlIGFuIE1DVkUg
+b3ZlciBhdCB0aGUKbm1pZ2VuIHJlcG9zaXRvcnkuIFRoZW4gSSBpbnZlc3RpZ2F0ZSBhbmQgZml4
+IGFueSBpc3N1ZXMuIFRoZSBzYW1lIHdpdGggY3h4c2ltCm9uY2UgaXQncyByZWFkeS4KClJlZ2Fy
+ZGluZyBoaWVyYXJjaGljYWwgZGVzaWduIHNsb3dkb3duOiB0aGlzIGlzIGluZXZpdGFibGUgaW4g
+dGhlIGN1cnJlbnQgcHlzaW0KYXJjaGl0ZWN0dXJlLCBidXQgY3h4c2ltIGNhbiB0cml2aWFsbHkg
+dXNlIHRoZSBZb3N5cyBmbGF0dGVuaW5nIGZ1bmN0aW9uYWxpdHkKYW5kIGRvZXMgbm90IHN1ZmZl
+ciBmcm9tIGFueSBoaWVyYXJjaHktcmVsYXRlZCBpc3N1ZXMuCgotLSAKWW91IGFyZSByZWNlaXZp
+bmcgdGhpcyBtYWlsIGJlY2F1c2U6CllvdSBhcmUgb24gdGhlIENDIGxpc3QgZm9yIHRoZSBidWcu
+Cl9fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fCmxpYnJlLXJp
+c2N2LWRldiBtYWlsaW5nIGxpc3QKbGlicmUtcmlzY3YtZGV2QGxpc3RzLmxpYnJlLXJpc2N2Lm9y
+ZwpodHRwOi8vbGlzdHMubGlicmUtcmlzY3Yub3JnL21haWxtYW4vbGlzdGluZm8vbGlicmUtcmlz
+Y3YtZGV2Cg==
+