projects / mesa.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (from parent 1: 05d3285)
freedreno/a6xx: un-open-code PC_PRIMITIVE_CNTL_1.PSIZE
authorRob Clark <robdclark@chromium.org>
Thu, 19 Sep 2019 18:30:01 +0000 (11:30 -0700)
committerRob Clark <robdclark@gmail.com>
Mon, 23 Sep 2019 20:02:34 +0000 (20:02 +0000)
Signed-off-by: Rob Clark <robdclark@chromium.org>
Reviewed-by: Eric Anholt <eric@anholt.net>
Reviewed-by: Kristian H. Kristensen <hoegsberg@google.com>
src/gallium/drivers/freedreno/a6xx/fd6_program.c patch | blob | history

diff --git a/src/gallium/drivers/freedreno/a6xx/fd6_program.c b/src/gallium/drivers/freedreno/a6xx/fd6_program.c
index 3a1c0a411f9332e6aa535e97851587bb31a4552f..08c264b4f116f8270f98f767bcf1f3ee67b961be 100644 (file)
--- a/src/gallium/drivers/freedreno/a6xx/fd6_program.c
+++ b/src/gallium/drivers/freedreno/a6xx/fd6_program.c
@@ -399,7 +399,7 @@ setup_stateobj(struct fd_ringbuffer *ring, struct fd_screen *screen,
 
        OUT_PKT4(ring, REG_A6XX_PC_PRIMITIVE_CNTL_1, 1);
        OUT_RING(ring, A6XX_PC_PRIMITIVE_CNTL_1_STRIDE_IN_VPC(l.max_loc) |
-                        CONDREG(psize_regid, 0x100));
+                        CONDREG(psize_regid, A6XX_PC_PRIMITIVE_CNTL_1_PSIZE));
 
        if (binning_pass) {
                OUT_PKT4(ring, REG_A6XX_SP_FS_OBJ_START_LO, 2);