Remove mem parameter. Should have been removed earlier.
authorKevin Lim <ktlim@umich.edu>
Wed, 8 Nov 2006 18:04:36 +0000 (13:04 -0500)
committerKevin Lim <ktlim@umich.edu>
Wed, 8 Nov 2006 18:04:36 +0000 (13:04 -0500)
src/python/m5/objects/BaseCPU.py:
    These parameters should have been removed in an earlier push.

--HG--
extra : convert_revision : 781b39ca370361e9568b1af0be96ff5848b1f3f4

src/python/m5/objects/BaseCPU.py

index b6dc08e465d2acc3844e0d26d3614e6b8ba63714..4e34e8a4e53a0314d3d469116a7373bb5c5d83ca 100644 (file)
@@ -8,7 +8,6 @@ from Bus import Bus
 class BaseCPU(SimObject):
     type = 'BaseCPU'
     abstract = True
-    mem = Param.MemObject("memory")
 
     system = Param.System(Parent.any, "system object")
     cpu_id = Param.Int("CPU identifier")
@@ -47,7 +46,6 @@ class BaseCPU(SimObject):
         self.icache_port = ic.cpu_side
         self.dcache_port = dc.cpu_side
         self._mem_ports = ['icache.mem_side', 'dcache.mem_side']
-#        self.mem = dc
 
     def addTwoLevelCacheHierarchy(self, ic, dc, l2c):
         self.addPrivateSplitL1Caches(ic, dc)