projects / microwatt.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: ac546a3)
litedram: Fix compiler warning
authorAnton Blanchard <anton@linux.ibm.com>
Mon, 9 Aug 2021 00:29:48 +0000 (10:29 +1000)
committerAnton Blanchard <anton@ozlabs.org>
Mon, 9 Aug 2021 00:52:33 +0000 (10:52 +1000)
define MAIN_RAM_BASE and MAIN_RAM_SIZE as unsigned long

Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
litedram/gen-src/generate.py patch | blob | history

diff --git a/litedram/gen-src/generate.py b/litedram/gen-src/generate.py
index 182c2d1884367f9d71a17254689beb20ff29d36a..a6018c632445386e3950675d7ab23c3c6e8fbc95 100755 (executable)
--- a/litedram/gen-src/generate.py
+++ b/litedram/gen-src/generate.py
@@ -35,7 +35,7 @@ def build_init_code(build_dir, is_sim):
     print(" lx src dir:", lxbios_src_dir)
 
     # Generate mem.h (hard wire size, it's not important)
-    mem_h = "#define MAIN_RAM_BASE 0x40000000\n#define MAIN_RAM_SIZE 0x10000000"
+    mem_h = "#define MAIN_RAM_BASE 0x40000000UL\n#define MAIN_RAM_SIZE 0x10000000UL\n"
     write_to_file(os.path.join(gen_inc_dir, "mem.h"), mem_h)
 
     # Environment