projects
/
libreriscv.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
615c8ef
)
add liteeth link
author
Luke Leighton
<lkcl@lkcl.net>
Tue, 27 Feb 2018 01:07:09 +0000
(
01:07
+0000)
committer
Luke Leighton
<lkcl@lkcl.net>
Tue, 27 Feb 2018 01:07:09 +0000
(
01:07
+0000)
shakti/m_class/RGMII.mdwn
patch
|
blob
|
history
diff --git
a/shakti/m_class/RGMII.mdwn
b/shakti/m_class/RGMII.mdwn
index a60ff71625f28cdaaa6147bb55cdbb5d2072e0fa..d50c9bf83b462a0e9ced074f5bcb3acbcef54899 100644
(file)
--- a/
shakti/m_class/RGMII.mdwn
+++ b/
shakti/m_class/RGMII.mdwn
@@
-3,3
+3,4
@@
* <http://bugs.libre-riscv.org/show_bug.cgi?id=9>
* <https://github.com/alexforencich/verilog-ethernet/blob/master/rtl/eth_mac_1g_rgmii.v>
* <https://github.com/pkerling/ethernet_mac> - doesn't do RGMII, does GMII.
+* <https://github.com/enjoy-digital/liteeth> - MII RMII GMII RGMII PHY