ARM: Decode the unimplemented cp15 instruction barrier.

diff --git a/src/arch/arm/isa/formats/misc.isa b/src/arch/arm/isa/formats/misc.isa
index 74e10a2d87bb83d29593390f3c1f24ffd43896aa..ace90786f0d78497ddc6ddbf80b1743fa0059fed 100644 (file)
--- a/src/arch/arm/isa/formats/misc.isa
+++ b/src/arch/arm/isa/formats/misc.isa
@@ -101,6 +101,9 @@ def format McrMrc15() {{
           case MISCREG_DCCIMVAC:
             return new WarnUnimplemented(
                     isRead ? "mrc dccimvac" : "mcr dcimvac", machInst);
+          case MISCREG_CP15ISB:
+            return new WarnUnimplemented(
+                    isRead ? "mrc cp15isb" : "mcr cp15isb", machInst);
           default:
             if (isRead) {
                 return new Mrc15(machInst, rt, (IntRegIndex)miscReg);

diff --git a/src/arch/arm/miscregs.hh b/src/arch/arm/miscregs.hh
index c1c7e942259f2c9438f03058cdcf41999ae0ef8b..bdb98a6ff19c328b6cc4318c70f43f7c634cb210 100644 (file)
--- a/src/arch/arm/miscregs.hh
+++ b/src/arch/arm/miscregs.hh
@@ -88,6 +88,7 @@ namespace ArmISA
         MISCREG_TPIDRURW,
         MISCREG_TPIDRURO,
         MISCREG_TPIDRPRW,
+        MISCREG_CP15ISB,
         MISCREG_CP15_UNIMP_START,
         MISCREG_CTR = MISCREG_CP15_UNIMP_START,
         MISCREG_TCMTR,
@@ -131,7 +132,6 @@ namespace ArmISA
         MISCREG_BPIALLIS,
         MISCREG_ICIALLU,
         MISCREG_ICIMVAU,
-        MISCREG_CP15ISB,
         MISCREG_BPIALL,
         MISCREG_BPIMVA,
         MISCREG_DCIMVAC,
@@ -160,7 +160,7 @@ namespace ArmISA
         "fpsr", "fpsid", "fpscr", "fpexc",
         "sctlr", "dccisw", "dccimvac",
         "contextidr", "tpidrurw", "tpidruro", "tpidrprw",
-        "ctr", "tcmtr", "mpuir", "mpidr", "midr",
+        "cp15isb", "ctr", "tcmtr", "mpuir", "mpidr", "midr",
         "id_pfr0", "id_pfr1", "id_dfr0", "id_afr0",
         "id_mmfr0", "id_mmfr1", "id_mmfr2", "id_mmfr3",
         "id_isar0", "id_isar1", "id_isar2", "id_isar3", "id_isar4", "id_isar5",
@@ -168,7 +168,7 @@ namespace ArmISA
         "dfsr", "ifsr", "adfsr", "aifsr", "dfar", "ifar",
         "drbar", "irbar", "drsr", "irsr", "dracr", "iracr",
         "rgnr", "icialluis", "bpiallis", "iciallu", "icimvau",
-        "cp15isb", "bpiall", "bpimva", "dcimvac", "dcisw", "dccmvac", "mccsw",
+        "bpiall", "bpimva", "dcimvac", "dcisw", "dccmvac", "mccsw",
         "cp15dsb", "cp15dmb", "dccmvau",
         "nop", "raz"
     };