projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
3be5fa0
)
Print "SystemVerilog" in "read_verilog -sv" log messages
author
Clifford Wolf
<clifford@clifford.at>
Thu, 16 Oct 2014 08:31:54 +0000
(10:31 +0200)
committer
Clifford Wolf
<clifford@clifford.at>
Thu, 16 Oct 2014 08:31:54 +0000
(10:31 +0200)
frontends/verilog/verilog_frontend.cc
patch
|
blob
|
history
diff --git
a/frontends/verilog/verilog_frontend.cc
b/frontends/verilog/verilog_frontend.cc
index 1e1cd852acc584857d88e11eb323d9f272a295e2..23d35f682803b08126f424017f1adba93cbea0fc 100644
(file)
--- a/
frontends/verilog/verilog_frontend.cc
+++ b/
frontends/verilog/verilog_frontend.cc
@@
-257,7
+257,7
@@
struct VerilogFrontend : public Frontend {
}
extra_args(f, filename, args, argidx);
- log("Parsing
Verilog input from `%s' to AST representation.\n
", filename.c_str());
+ log("Parsing
%s input from `%s' to AST representation.\n", sv_mode ? "SystemVerilog" : "Verilog
", filename.c_str());
AST::current_filename = filename;
AST::set_line_num = &frontend_verilog_yyset_lineno;