projects
/
libreriscv.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
a1bc564
)
clarify prefixing
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Sun, 11 Sep 2022 12:53:02 +0000
(13:53 +0100)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Sun, 11 Sep 2022 12:53:02 +0000
(13:53 +0100)
openpower/sv/rfc/ls001.mdwn
patch
|
blob
|
history
diff --git
a/openpower/sv/rfc/ls001.mdwn
b/openpower/sv/rfc/ls001.mdwn
index 33351a0d95d8209cd7278957c81303506063739c..d7cbe697ff9878053d8f9271de782f0b5110a883 100644
(file)
--- a/
openpower/sv/rfc/ls001.mdwn
+++ b/
openpower/sv/rfc/ls001.mdwn
@@
-52,7
+52,8
@@
Allocation of not just Simple-V but the 80-100 Scalar instructions all
at the same time*.
It is also critical to note that Simple-V **does not modify the Scalar
-Power ISA in any way** and neither must Vectorised instructions be
+Power ISA**, that **only** Scalar words may be
+Vectorised, and that Vectorised instructions are **not** permitted to be
different from their Scalar words.
The sole exception to that is Vectorised
Branch Conditional, in order to provide the usual Advanced Branching