projects / mesa.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: bc25ccf)
radeonsi/gfx10: apply DCC MSAA blend workaround
authorNicolai Hähnle <nicolai.haehnle@amd.com>
Tue, 18 Sep 2018 12:16:43 +0000 (14:16 +0200)
committerMarek Olšák <marek.olsak@amd.com>
Wed, 3 Jul 2019 19:51:13 +0000 (15:51 -0400)
Acked-by: Bas Nieuwenhuizen <bas@basnieuwenhuizen.nl>
src/gallium/drivers/radeonsi/si_state.c patch | blob | history

diff --git a/src/gallium/drivers/radeonsi/si_state.c b/src/gallium/drivers/radeonsi/si_state.c
index 8a540082364c67eca3c5e729f2dc6534c8b9bc6a..35167f31fb1a1c0f50924b36fd921a802ea0f94e 100644 (file)
--- a/src/gallium/drivers/radeonsi/si_state.c
+++ b/src/gallium/drivers/radeonsi/si_state.c
@@ -119,9 +119,7 @@ static void si_emit_cb_render_state(struct si_context *sctx)
                 * Alternatively, we can set CB_COLORi_DCC_CONTROL.OVERWRITE_-
                 * COMBINER_DISABLE, but that would be more complicated.
                 */
-               bool oc_disable = (sctx->chip_class == GFX8 ||
-                                  sctx->chip_class == GFX9) &&
-                                 blend &&
+               bool oc_disable = blend &&
                                  blend->blend_enable_4bit & cb_target_mask &&
                                  sctx->framebuffer.nr_samples >= 2;
                unsigned watermark = sctx->framebuffer.dcc_overwrite_combiner_watermark;