projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
f61d62a
)
intel_alm: fix typo in MISTRAL_MUL27X27 cell name
author
Dan Ravensloft
<dan.ravensloft@gmail.com>
Thu, 13 Aug 2020 14:30:03 +0000
(15:30 +0100)
committer
Marcelina KoĆcielnicka
<mwk@0x04.net>
Thu, 13 Aug 2020 15:08:50 +0000
(17:08 +0200)
techlibs/intel_alm/common/dsp_sim.v
patch
|
blob
|
history
diff --git
a/techlibs/intel_alm/common/dsp_sim.v
b/techlibs/intel_alm/common/dsp_sim.v
index 7e72dab0dd9eb370fdd2892ac4782c280284af91..45fdebb3f085a09094f9da5be3d2b489fae9ee19 100644
(file)
--- a/
techlibs/intel_alm/common/dsp_sim.v
+++ b/
techlibs/intel_alm/common/dsp_sim.v
@@
-1,5
+1,5
@@
(* abc9_box *)
-module MISTRAL_MUL27
x
27(input [26:0] A, input [26:0] B, output [53:0] Y);
+module MISTRAL_MUL27
X
27(input [26:0] A, input [26:0] B, output [53:0] Y);
// TODO: Cyclone 10 GX timings; the below are for Cyclone V
specify