projects
/
mesa.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
8b110f0
)
amdgpu/addrlib: force all zero tile info for linear general.
author
Carlos Xiong
<clever.xiong@amd.com>
Mon, 15 Dec 2014 03:50:15 +0000
(22:50 -0500)
committer
Marek Olšák
<marek.olsak@amd.com>
Thu, 30 Mar 2017 12:44:33 +0000
(14:44 +0200)
src/amd/addrlib/r800/ciaddrlib.cpp
patch
|
blob
|
history
diff --git
a/src/amd/addrlib/r800/ciaddrlib.cpp
b/src/amd/addrlib/r800/ciaddrlib.cpp
index f72f5a26935a21498e7c3efd409eff7d41659eab..d4f8c641b373086bfc2e8c7bdcfa12c60fb906e3 100644
(file)
--- a/
src/amd/addrlib/r800/ciaddrlib.cpp
+++ b/
src/amd/addrlib/r800/ciaddrlib.cpp
@@
-555,7
+555,16
@@
ADDR_E_RETURNCODE CiAddrLib::HwlSetupTileCfg(
// Global flag to control usage of tileIndex
if (UseTileIndex(index))
{
- if (static_cast<UINT_32>(index) >= m_noOfEntries)
+ if (index == TileIndexLinearGeneral)
+ {
+ pInfo->banks = 2;
+ pInfo->bankWidth = 1;
+ pInfo->bankHeight = 1;
+ pInfo->macroAspectRatio = 1;
+ pInfo->tileSplitBytes = 64;
+ pInfo->pipeConfig = ADDR_PIPECFG_P2;
+ }
+ else if (static_cast<UINT_32>(index) >= m_noOfEntries)
{
returnCode = ADDR_INVALIDPARAMS;
}