projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
455da57
)
Revert to upstream
author
Eddie Hung
<eddie@fpgeh.com>
Fri, 23 Aug 2019 20:22:37 +0000
(13:22 -0700)
committer
Eddie Hung
<eddie@fpgeh.com>
Fri, 23 Aug 2019 20:22:37 +0000
(13:22 -0700)
passes/techmap/abc9.cc
patch
|
blob
|
history
diff --git
a/passes/techmap/abc9.cc
b/passes/techmap/abc9.cc
index 919c4ce53e7889866183148c1293d309eb201110..0a5b07e6f93057575ff96946ad1c00c991b625e1 100644
(file)
--- a/
passes/techmap/abc9.cc
+++ b/
passes/techmap/abc9.cc
@@
-1194,7
+1194,8
@@
struct Abc9Pass : public Pass {
std::map<RTLIL::Cell*, std::set<RTLIL::SigBit>> cell_to_bit, cell_to_bit_up, cell_to_bit_down;
std::map<RTLIL::SigBit, std::set<RTLIL::Cell*>> bit_to_cell, bit_to_cell_up, bit_to_cell_down;
- for (auto cell : all_cells) {
+ for (auto cell : all_cells)
+ {
clkdomain_t key;
for (auto &conn : cell->connections())
@@
-1228,7
+1229,6
@@
struct Abc9Pass : public Pass {
else
continue;
-
unassigned_cells.erase(cell);
expand_queue.insert(cell);
expand_queue_up.insert(cell);