projects
/
nmigen.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
90e2a99
)
back.pysim: reset timeline as well.
author
whitequark
<whitequark@whitequark.org>
Wed, 8 Jul 2020 07:12:00 +0000
(07:12 +0000)
committer
whitequark
<whitequark@whitequark.org>
Wed, 8 Jul 2020 08:19:29 +0000
(08:19 +0000)
This is a bug that was introduced in
94faf497b
.
nmigen/back/pysim.py
patch
|
blob
|
history
diff --git
a/nmigen/back/pysim.py
b/nmigen/back/pysim.py
index 71b1b95733d9fc14bb1ea55a78859e344497136a..155a649a43893dbfc0ad0d0084455e6c2e771ea1 100644
(file)
--- a/
nmigen/back/pysim.py
+++ b/
nmigen/back/pysim.py
@@
-221,6
+221,7
@@
class _SimulatorState:
self.pending = set()
def reset(self):
+ self.timeline.reset()
for signal, index in self.signals.items():
self.slots[index].curr = self.slots[index].next = signal.reset
self.pending.clear()