projects
/
openpower-isa.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
8202e33
)
allow ignoring FPSCR in tests
author
Jacob Lifshay
<programmerjake@gmail.com>
Sat, 13 May 2023 01:03:58 +0000
(18:03 -0700)
committer
Jacob Lifshay
<programmerjake@gmail.com>
Sat, 13 May 2023 01:03:58 +0000
(18:03 -0700)
src/openpower/test/state.py
patch
|
blob
|
history
diff --git
a/src/openpower/test/state.py
b/src/openpower/test/state.py
index aa61d94b3a79f735eebfb0274c88b519007f1b33..3ce183801f0e31faf5ad5fc1d4da611e759e4a30 100644
(file)
--- a/
src/openpower/test/state.py
+++ b/
src/openpower/test/state.py
@@
-132,9
+132,10
@@
class State:
(self.state_type, s2.state_type, repr(self.code)))
# fpscr
- self.dut.assertEqual(self.fpscr, s2.fpscr,
- "fpscr mismatch (%s != %s) %s" %
- (self.state_type, s2.state_type, repr(self.code)))
+ if self.fpscr is not None and s2.fpscr is not None:
+ self.dut.assertEqual(
+ self.fpscr, s2.fpscr, "fpscr mismatch (%s != %s) %s" %
+ (self.state_type, s2.state_type, repr(self.code)))
def compare_mem(self, s2):
# copy dics to preserve state mem then pad empty locs since