projects
/
openpower-isa.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
a44f133
)
Correct add-equal operator in case_rand_imm
author
R Veera Kumar
<vklr@vkten.in>
Thu, 25 Nov 2021 09:45:18 +0000
(15:15 +0530)
committer
R Veera Kumar
<vklr@vkten.in>
Thu, 25 Nov 2021 09:45:18 +0000
(15:15 +0530)
src/openpower/test/alu/alu_cases.py
patch
|
blob
|
history
diff --git
a/src/openpower/test/alu/alu_cases.py
b/src/openpower/test/alu/alu_cases.py
index b78f411fde9bf76c89b8bc7bbf12fd1f2fc1ffa8..5cb07aedbb305cd97c99406d609b3d757df90771 100644
(file)
--- a/
src/openpower/test/alu/alu_cases.py
+++ b/
src/openpower/test/alu/alu_cases.py
@@
-268,7
+268,7
@@
class ALUTestCase(TestAccumulatorBase):
result = ~initial_regs[1] + imm + 1
value = (~initial_regs[1]+2**64) + (imm) + 1
if imm < 0:
- value
=+
2**64
+ value
+=
2**64
carry_out = value & (1<<64) != 0
if imm >= 0:
carry_out32 = (((~initial_regs[1]+2**64) & 0xffff_ffff) + \