(no commit message)

diff --git a/openpower/isa/svfixedarith.mdwn b/openpower/isa/svfixedarith.mdwn
index 5bf718bfe7675cd650650c172881a78f3bcff7fd..685d152f5edf881e7669c182a78165bd40f5dc3b 100644 (file)
--- a/openpower/isa/svfixedarith.mdwn
+++ b/openpower/isa/svfixedarith.mdwn
@@ -27,23 +27,46 @@ XO-Form
 
 Pseudo-code:
 
-    dividend[0:XLEN-1] <- (RA)[XLEN/2:XLEN-1] || [0]*(XLEN/2)
-    divisor[0:XLEN-1] <- [0]*(XLEN/2) || (RB)[XLEN/2:XLEN-1]
-    if (divisor = [0]*XLEN) then
+# Divide Word Extended Unsigned
+
+XO-Form
+
+* divweu RT,RA,RB (OE=0 Rc=0)
+* divweu.  RT,RA,RB (OE=0 Rc=1)
+* divweuo RT,RA,RB (OE=1 Rc=0)
+* divweuo.  RT,RA,RB (OE=1 Rc=1)
+
+Pseudo-code:
+
+# Divide Word Extended Unsigned
+
+XO-Form
+
+* divweu RT,RA,RB (OE=0 Rc=0)
+* divweu.  RT,RA,RB (OE=0 Rc=1)
+* divweuo RT,RA,RB (OE=1 Rc=0)
+* divweuo.  RT,RA,RB (OE=1 Rc=1)
+
+Pseudo-code:
+
+    dividend[0:(XLEN*2)-1] <- (RA) || [0]*XLEN
+    divisor[0:(XLEN*2)-1] <- [0]*XLEN || (RB)
+    if divisor = [0]*(XLEN*2) then
         overflow <- 1
     else
         result <- dividend / divisor
-        if RA[XLEN/2:XLEN-1] <u RB[XLEN/2:XLEN-1] then
-            RT[XLEN/2:XLEN-1] <- result[XLEN/2:XLEN-1]
-            RT[0:(XLEN/2)-1] <- undefined([0]*(XLEN/2))
+        modulo <- dividend % divisor
+        if (RA) <u (RB) then
+            RT <- result[XLEN:(XLEN*2)-1]
+            RS <- modulo[XLEN:(XLEN*2)-1]
             overflow <- 0
         else
             overflow <- 1
     if overflow = 1 then
         RT[0:XLEN-1] <- undefined([0]*XLEN)
+        RS[0:XLEN-1] <- undefined([0]*XLEN)
 
 Special Registers Altered:
 
-    CR0 (bits 0:2 undefined in 64-bit mode) (if Rc=1)
-    SO OV OV32                              (if OE=1)
-
+    CR0                     (if Rc=1)
+    SO OV OV32             (if OE=1)