projects / openpower-isa.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 0c041fd)
added stdbrsx instruction
authorShriya Sharma <shriya@redsemiconductor.com>
Thu, 19 Oct 2023 10:56:40 +0000 (11:56 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Fri, 22 Dec 2023 19:26:21 +0000 (19:26 +0000)
openpower/isa/fixedstoreshift.mdwn patch | blob | history

diff --git a/openpower/isa/fixedstoreshift.mdwn b/openpower/isa/fixedstoreshift.mdwn
index 35e10d1c3b16b9159088cdcb496ad881a1a73dee..c70fc953e569a30fe9d81200d526faf394ea4e42 100644 (file)
--- a/openpower/isa/fixedstoreshift.mdwn
+++ b/openpower/isa/fixedstoreshift.mdwn
@@ -266,16 +266,16 @@ Special Registers Altered:
 
 <!-- Section 3.3.5.1 64-Bit Load and Store with Byte Reversal Instructions page 61 -->
 
-# Store Doubleword Byte-Reverse Indexed
+# Store Doubleword Byte-Reverse Shifted Indexed
 
 X-Form
 
-* stdbrx RS,RA,RB
+* stdbrsx RS,RA,RB,SH
 
 Pseudo-code:
 
     b <- (RA|0)
-    EA <- b + (RB)
+    EA <- b + (RB) << (SH+1)
     MEM(EA, 8) <- ((RS) [56:63] || (RS)[48:55]
                     || (RS)[40:47] || (RS)[32:39]
                     || (RS)[24:31] || (RS)[16:23]