projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
b822beb
)
sim - error when memrd and memwr detected
author
Miodrag Milanovic
<mmicko@gmail.com>
Mon, 29 Jun 2020 08:33:39 +0000
(10:33 +0200)
committer
Miodrag Milanovic
<mmicko@gmail.com>
Mon, 29 Jun 2020 08:33:39 +0000
(10:33 +0200)
passes/sat/sim.cc
patch
|
blob
|
history
diff --git
a/passes/sat/sim.cc
b/passes/sat/sim.cc
index 1ab082b091ead01c27e1e67737cd11f14576c807..fb496ff87c3074a83d0a073622aa4ab7349c0203 100644
(file)
--- a/
passes/sat/sim.cc
+++ b/
passes/sat/sim.cc
@@
-163,7
+163,10
@@
struct SimInstance
mem_database[cell] = mem;
}
-
+ if (cell->type.in(ID($memwr),ID($memrd)))
+ {
+ log_error("$memrd and $memwr cells have to be merged to stand-alone $mem cells (execute memory_collect pass)\n");
+ }
if (cell->type.in(ID($assert), ID($cover), ID($assume))) {
formal_database.insert(cell);
}