projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
9f44a71
)
Ooopsie
author
Eddie Hung
<eddie@fpgeh.com>
Mon, 3 Jun 2019 16:33:42 +0000
(09:33 -0700)
committer
Eddie Hung
<eddie@fpgeh.com>
Mon, 3 Jun 2019 16:33:42 +0000
(09:33 -0700)
techlibs/ice40/cells_map.v
patch
|
blob
|
history
diff --git
a/techlibs/ice40/cells_map.v
b/techlibs/ice40/cells_map.v
index 287c48b11b867c0424bdb2ffbbd20f5a1e4574cf..759549e30cc183bb662c805fa86863f3e6fce1c3 100644
(file)
--- a/
techlibs/ice40/cells_map.v
+++ b/
techlibs/ice40/cells_map.v
@@
-53,7
+53,7
@@
module \$lut (A, Y);
end else
if (WIDTH == 4) begin
localparam [15:0] INIT = {LUT[15], LUT[7], LUT[11], LUT[3], LUT[13], LUT[5], LUT[9], LUT[1], LUT[14], LUT[6], LUT[10], LUT[2], LUT[12], LUT[4], LUT[8], LUT[0]};
- SB_LUT4 #(.LUT_INIT(
LU
T)) _TECHMAP_REPLACE_ (.O(Y),
+ SB_LUT4 #(.LUT_INIT(
INI
T)) _TECHMAP_REPLACE_ (.O(Y),
.I0(A[3]), .I1(A[2]), .I2(A[1]), .I3(A[0]));
end else begin
wire _TECHMAP_FAIL_ = 1;