projects
/
yosys.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
5772732
)
ice40/cells_sim.v: Add support for TRIM input to SB_HFOSC
author
Sylvain Munaut
<tnt@246tNt.com>
Mon, 13 May 2019 10:51:06 +0000
(12:51 +0200)
committer
Sylvain Munaut
<tnt@246tNt.com>
Mon, 13 May 2019 10:51:06 +0000
(12:51 +0200)
Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
techlibs/ice40/cells_sim.v
patch
|
blob
|
history
diff --git
a/techlibs/ice40/cells_sim.v
b/techlibs/ice40/cells_sim.v
index 00843b97cb5cb6b2cae5eb901e5a4c49ca32eaf3..e89405b22e52332a2c6acd59688683c0dad1f23a 100644
(file)
--- a/
techlibs/ice40/cells_sim.v
+++ b/
techlibs/ice40/cells_sim.v
@@
-930,10
+930,21
@@
endmodule
(* blackbox *)
module SB_HFOSC(
+ input TRIM0,
+ input TRIM1,
+ input TRIM2,
+ input TRIM3,
+ input TRIM4,
+ input TRIM5,
+ input TRIM6,
+ input TRIM7,
+ input TRIM8,
+ input TRIM9,
input CLKHFPU,
input CLKHFEN,
output CLKHF
);
+parameter TRIM_EN = "0b0";
parameter CLKHF_DIV = "0b00";
endmodule